 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| M32C/84 Group (M32C/84, M32C/84T) SINGLE-CHIP 16/32-BIT CMOS MICROCOMPUTER REJ03B0047-0121 Rev.1.21 Jul. 08, 2005 1. Overview The M32C/84 group (M32C/84, M32C/84T) microcomputer is a single-chip control unit that utilizes highperformance silicon gate CMOS technology with the M32C/80 series CPU core. The M32C/84 group (M32C/84, M32C/84T) is available in 144-pin and 100-pin plastic molded LQFP/QFP packages. With a 16-Mbyte address space, this microcomputer combines advanced instruction manipulation capabilities to process complex instructions by less bytes and execute instructions at higher speed. It includes a multiplier and DMAC adequate for office automation, communication devices and industrial equipments, and other high-speed processing applications. 1.1 Applications Automobiles, audio, cameras, office equipment, communications equipment, portable equipment, etc. Rev. 1.21 Jul. 08, 2005 Page 1 of 85 M32C/84 Group (M32C/84, M32C/84T) 1. Overview 1.2 Performance Overview Tables 1.1 and 1.2 list performance overview of the M32C/84 group (M32C/84, M32C/84T). Table 1.1 M32C/84 Group (M32C/84, M32C/84T) Performance (144-Pin Package) Performance M32C/84 M32C/84T CPU Basic Instructions 108 instructions Shortest Instruction Execution Time 31.3 ns 31.3 ns (f(BCLK)=32 MHz, VCC1=4.2 V to 5.5 V) (f(BCLK)=32 MHz, VCC1=4.2 V to 5.5 V) 41.7 ns (f(BCLK)=24 MHz, VCC1=3.0 V to 5.5 V) Operation Mode Single-chip mode, Memory expansion Single-chip mode mode and Microprocessor mode Address Space 16 Mbytes Memory Capacity See Table 1.3 Peripheral I/O Port 123 I/O pins and 1 input pin Function Multifunction Timer Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit Intelligent I/O Time measurement function or Waveform generating function: 16 bits x 8 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing) Serial I/O 5 Channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus(1), I2C bus(2) CAN Module 1 channel Supporting CAN 2.0B specification A/D Converter 10-bit A/D converter: 1 circuit, 34 channels D/A Converter 8 bits x 2 channels DMAC 4 channels DMAC II Can be activated by all peripheral function interrupt sources Immediate transfer, Calculation transfer and Chain transfer functions CRC Calculation Circuit CRC-CCITT X/Y Converter 16 bits x 16 bits Watchdog Timer 15 bits x 1 channel (with prescaler) Interrupt 38 internal and 8 external sources, 5 software sources Interrupt priority level: 7 Clock Generation Circuit 4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (*)Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally Oscillation Stop Detect Function Main clock oscillation stop detect function Voltage Detection Circuit Available (optional) Not available(4) Electrical Supply Voltage VCC1=4.2 V to 5.5 V, VCC2=3.0 V to VCC1 VCC1=VCC2=4.2 V to 5.5 V, Charact(f(BCLK)=32 MHz) (f(BCLK)=32 MHz)(3) eristics VCC1=3.0 V to 5.5 V, VCC2=3.0 V to VCC1 (f(BCLK)=24 MHz) Power Consumption 28 mA (VCC1=VCC2=5 V, 28 mA (VCC1=VCC2=5 V, f(BCLK)=32 MHz) f(BCLK)=32 MHz) 10A (VCC1=VCC2=5 V, 22 mA (VCC1=VCC2=3.3 V, f(BCLK)=24 MHz) f(BCLK)=32 kHz, in wait mode) 10A (VCC1=VCC2=5 V, f(BCLK)=32 kHz, in wait mode) Flash Program/Erase Supply Voltage 3.3 V 0.3 V or 5.0 V 0.5 V 5.0 V 0.5 V Memory Program and Erase Endurance 100 times (all space) -40 to 85oC (T version) Operating Ambient Temperature -20 to 85oC -40 to 85oC (optional) Package 144-pin plastic molded LQFP NOTES: 1. IEBus is a trademark of NEC Electronics Corporation. 2. I2C bus is a trademark of Koninklijke Philips Electronics N. V. 3. The supply voltage of M32C/84T (High-reliability version) must be VCC1=VCC2. 4. The cold start-up/warm start-up determine function is available only at the user's option. All options are on a request basis. Rev. 1.21 Jul. 08, 2005 Page 2 of 85 Characteristic M32C/84 Group (M32C/84, M32C/84T) 1. Overview Table 1.2 M32C/84 Group (M32C/84, M32C/84T) Performance (100-Pin Package) Performance M32C/84 M32C/84T CPU Basic Instructions 108 instructions Shortest Instruction Execution Time 31.3 ns 31.3 ns (f(BCLK)=32 MHz, VCC1=4.2 V to 5.5 V) (f(BCLK)=32 MHz, VCC1=4.2 V to 5.5 V) 41.7 ns (f(BCLK)=24 MHz, VCC1=3.0 V to 5.5 V) Operation Mode Single-chip mode, Memory expansion Single-chip mode mode and Microprocessor mode Address Space 16 Mbytes Memory Capacity See Table 1.3 Peripheral I/O Port 87 I/O pins and 1 input pin Function Multifunction Timer Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit Intelligent I/O Time measurement function or Waveform generating function: 16 bits x 8 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing) Serial I/O 5 Channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus(1), I2C bus(2) CAN Module 1 channel Supporting CAN 2.0B specification A/D Converter 10-bit A/D converter: 1 circuit, 26 channels D/A Converter 8 bits x 2 channels DMAC 4 channels DMAC II Can be activated by all peripheral function interrupt sources Immediate transfer, Calculation transfer and Chain transfer functions CRC Calculation Circuit CRC-CCITT X/Y Converter 16 bits x 16 bits Watchdog Timer 15 bits x 1 channel (with prescaler) Interrupt 38 internal and 8 external sources, 5 software sources Interrupt priority level: 7 Clock Generation Circuit 4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (*)Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally Oscillation Stop Detect Function Main clock oscillation stop detect function Voltage Detection Circuit Available (optional) Not available(4) Electrical Supply Voltage VCC1=4.2 V to 5.5 V, VCC2=3.0 V to VCC1 VCC1=VCC2=4.2 V to 5.5 V, Charact(f(BCLK)=32 MHz) (f(BCLK)=32 MHz)(3) eristics VCC1=3.0 V to 5.5 V, VCC2=3.0 V to VCC1 (f(BCLK)=24 MHz) 28 mA (VCC1=VCC2=5 V, Power Consumption 28 mA (VCC1=VCC2=5 V, f(BCLK)=32 MHz) f(BCLK)=32 MHz) 22 mA (VCC1=VCC2=3.3 V, 10A (VCC1=VCC2=5 V, f(BCLK)=24 MHz) f(BCLK)=32 kHz, in wait mode) 10A (VCC1=VCC2=5 V, f(BCLK)=32 kHz, in wait mode) Flash Program/Erase Supply Voltage 3.3 V 0.3 V or 5.0 V 0.5 V 5.0 V 0.5 V Memory Program and Erase Endurance 100 times (all space) Operating Ambient Temperature -20 to 85oC -40 to 85oC (T version) oC (optional) -40 to 85 Package 100-pin plastic molded LQFP/QFP NOTES: 1. IEBus is a trademark of NEC Electronics Corporation. 2. I2C bus is a trademark of Koninklijke Philips Electronics N. V. 3. The supply voltage of M32C/84T (High-reliability version) must be VCC1=VCC2. 4. The cold start-up/warm start-up determine function is available only at the user's option. All options are on a request basis. Rev. 1.21 Jul. 08, 2005 Page 3 of 85 Characteristic M32C/84 Group (M32C/84, M32C/84T) 1. Overview 1.3 Block Diagram Figure 1.1 shows a block diagram of the M32C/84 group (M32C/84, M32C/84T) microcomputer. 8 8 8 8 8 8 8 Port P0 Port P1 Port P2 Port P3 Port P4 Port P5 Port P6 Peripheral Functions Timer (16 bits) Timer A: 5 channels Timer B: 6 channels Three-Phase Motor Control Circuit Watchdog Timer (15 bits) D/A Converter: 8 bits x 2 channels A/D Converter: 1 circuit Standard: 10 inputs Maximum: 34 inputs(2) UART/Clock Synchronous Serial I/O: 5 channels X/Y Converter: 16 bits x 16 bits CAN Module: 1 channel Clock Generation Circuit XIN - XOUT XCIN - XCOUT On-chip Oscillator PLL Frequency Synthesizer Port P7 8 DMAC Port P8 DMACII CRC Calculation Circuit (CCITT): X16+X12+X5+1 7 P85 M32C/80 series CPU Core Intelligent I/O Time Measurement: 8 channels Waveform Generating: 8 channels Communication Functions: Clock Synchronous Serial I/O, UART, HDLC Data Processing R0H R1H R2 R3 A0 A1 FB SB R0L R1L FLG INTB ISP USP PC SVF SVP VCT Memory ROM Port P9 8 RAM Port P10 8 Multiplier Port P14 Port P15 Port P11 Port P12 Port P13 7 8 5 8 8 (Note 1) NOTES: 1. Ports P11 to P15 are provided in the 144-pin package only. 2. Included in the 144-pin package only. 3. The supply voltage of M32C/84T (High-reliability version) must be VCC1=VCC2. Figure 1.1 M32C/84 Group (M32C/84, M32C/84T) Block Diagram Rev. 1.21 Jul. 08, 2005 Page 4 of 85 M32C/84 Group (M32C/84, M32C/84T) 1. Overview 1.4 Product Information Table 1.3 lists product information. Figure 1.2 shows the product numbering system. Table 1.3 M32C/84 Group (1) (M32C/84) Type Number M30845FJGP M30843FJGP M30843FJFP M30845FHGP M30843FHGP M30843FHFP M30845FWGP M30843FWGP M30845MW-XXXGP M30843MW-XXXGP M30843MW-XXXFP M30842ME-XXXGP M30840ME-XXXGP M30840ME-XXXFP M30842MC-XXXGP M30840MC-XXXGP M30840MC-XXXFP M30842SGP M30840SGP M30840SFP (D): Under Development (D) (D) (D) Package PLQP0144KA-A (144P6Q-A) PLQP0100KB-A (100P6Q-A) PRQP0100JB-A (100P6S-A) PLQP0144KA-A (144P6Q-A) Flash Memory PLQP0100KB-A (100P6Q-A) PRQP0100JB-A (100P6S-A) PLQP0144KA-A (144P6Q-A) 320K+4K PLQP0100KB-A (100P6Q-A) PLQP0144KA-A (144P6Q-A) PLQP0100KB-A (100P6Q-A) PRQP0100JB-A (100P6S-A) PLQP0144KA-A (144P6Q-A) PLQP0100KB-A (100P6Q-A) PRQP0100JB-A (100P6S-A) PLQP0144KA-A (144P6Q-A) PLQP0100KB-A (100P6Q-A) PRQP0100JB-A (100P6S-A) 10K PLQP0144KA-A (144P6Q-A) PLQP0100KB-A (100P6Q-A) PRQP0100JB-A (100P6S-A) --ROMless 128K 192K 16K Mask ROM 320K 384K+4K 24K 512K+4K ROM Capacity RAM Capacity As of July, 2005 Remarks Table 1.3 M32C/84 Group (2) (T Version, M32C/84T) Type Number M30845FJTGP M30843FJTGP M30845FHTGP M30843FHTGP M30843FWTGP M30842MCT-XXXGP M30840MCT-XXXGP (D): Under Development (D) (D) Package PLQP0144KA-A (144P6Q-A) 512K+4K PLQP0100KB-A (100P6Q-A) PLQP0144KA-A (144P6Q-A) 384K+4K PLQP0100KB-A (100P6Q-A) PLQP0100KB-A (100P6Q-A) PLQP0144KA-A (144P6Q-A) 128K PLQP0100KB-A (100P6Q-A) 10K 320K+4K 24K ROM Capacity RAM Capacity As of July, 2005 Remarks Flash Memory T Version (High-releability 85 C Version) Mask ROM Rev. 1.21 Jul. 08, 2005 Page 5 of 85 M32C/84 Group (M32C/84, M32C/84T) 1. Overview M30 84 5 M W -XXX GP Package Type: FP = Package PRQP0100JB-A (100P6S-A) GP = Package PLQP0100KB-A (100P6Q-A) Package PLQP0144KA-A (144P6Q-A) ROM Number: Omitted in the Flash Memory Version Classification: Blank = General Industrial Use T = T Version ROM Capacity: C = 128 Kbytes E = 192 Kbytes W = 320 Kbytes H = 384 Kbytes J = 512 Kbytes Memory Type: M = Mask ROM Version F = Flash Memory Version S = ROMless Version RAM Capacity, Pin Count, etc M32C/84 Group M16C Family Figure 1.2 Product Numbering System Rev. 1.21 Jul. 08, 2005 Page 6 of 85 M32C/84 Group (M32C/84, M32C/84T) 1. Overview 1.5 Pin Assignments and Descriptions Figures 1.3 to 1.5 show pin assignments (top view). 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 D8 / P10 AN07 / D7 / P07 AN06 / D6 / P06 AN05 / D5 / P05 AN04 / D4 / P04 P114 OUTC13 / INPC13 / P113 BE1IN / ISRxD1 / OUTC12 / INPC12 / P112 ISCLK1 / OUTC11 / INPC11 / P111 BE1OUT / ISTxD1 / OUTC10 / INPC10 / P110 AN03 / D3 / P03 AN02 / D2 / P02 AN01 / D1 / P01 AN00 / D0 / P00 AN157 / P157 AN156 / P156 AN155 / P155 AN154 / P154 AN153 / P153 ISRxD0 / AN152 / P152 ISCLK0 / AN151 / P151 Vss ISTxD0 / AN150 / P150 Vcc1 KI3 / AN7 / P107 KI2 / AN6 / P106 KI1 / AN5 / P105 KI0 / AN4 / P104 AN3 / P103 AN2 / P102 AN1 / P101 AVss AN0 / P100 VREF AVcc STxD4 / SCL4 / RxD4 / ADTRG / P97 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 P11 / D9 P12 / D10 P13 / D11 P14 / D12 P15 / D13 / INT3 P16 / D14 / INT4 P17 / D15 / INT5 P20 / A0 ( / D0 ) / AN20 P21 / A1 ( / D1 ) / AN21 P22 / A2 ( / D2 ) / AN22 P23 / A3 ( / D3 ) / AN23 P24 / A4 ( / D4 ) / AN24 P25 / A5 ( / D5 ) / AN25 P26 / A6 ( / D6 ) / AN26 P27 / A7 ( / D7 ) / AN27 Vss P30 / A8 ( / D8 ) Vcc2 P120 P121 P122 P123 P124 P31 / A9 ( / D9 ) P32 / A10 ( / D10 ) P33 / A11 ( / D11 ) P34 / A12 ( / D12 ) P35 / A13 ( / D13 ) P36 / A14 ( / D14 ) P37 / A15 ( / D15 ) P40 / A16 P41 / A17 Vss P42 / A18 Vcc2 P43 / A19 M32C/84 GROUP (3) (M32C/84, M32C/84T) 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 10 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 38 37 P44 / CS3 / A20 P45 / CS2 / A21 P46 / CS1 / A22 P47 / CS0 / A23 P125 P126 P127 P50 / WRL / WR P51 / WRH / BHE P52 / RD P53 / CLKOUT / BCLK / ALE P130 P131 Vcc2 P132 Vss P133 P54 / HLDA / ALE P55 / HOLD P56 / ALE P57 / RDY P134 P135 P136 P137 P60 / CTS0 / RTS0 / SS0 P61 / CLK0 P62 / RxD0 / SCL0 / STxD0 P63 / TxD0 / SDA0 / SRxD0 P64 / CTS1 / RTS1 / SS1 P65 / CLK1 Vss P66 / RxD1 / SCL1 / STxD1 Vcc1 P67 / TxD1 / SDA1 / SRxD1 (1, 2) P70 NOTES: 1. P70 / TA0OUT / TxD2 / SDA2 / SRxD2 / INPC16 / OUTC16 2. P70 and P71 are ports for the N-channel open drain output. 3. The supply voltage of M32C/84T must be VCC1=VCC2. SRxD4 / SDA4 / TxD4 / ANEX1 / P96 CLK4 / ANEX0 / P95 SS4 / RTS4 / CTS4 / TB4IN / DA1 / P94 SS3 / RTS3 / CTS3 / TB3IN / DA0 / P93 SRxD3 / SDA3 / TxD3 / TB2IN / P92 STxD3 / SCL3 / RxD3 / TB1IN / P91 CLK3 / TB0IN / P90 P146 P145 P144 OUTC17 / INPC17 / P143 OUTC16 / INPC16 / P142 OUTC15 / INPC15 / P141 OUTC14 / INPC14 / P140 BYTE CNVss XCIN / P87 XCOUT / P86 RESET XOUT Vss XIN Vcc1 NMI / P85 INT2 / P84 CAN0IN / INT1 / P83 CAN0OUT / INT0 / P82 INPC15 / OUTC15 / U / TA4IN / P81 ISRxD0 / U / TA4OUT / P80 ISCLK0 / INPC14 / OUTC14 / CAN0IN / TA3IN / P77 ISTxD0 / INPC13 / OUTC13 / CAN0OUT / TA3OUT / P76 BE1IN / ISRxD1 / OUTC12 / INPC12 / W / TA2IN / P75 ISCLK1 / OUTC11 / INPC11 / W / TA2OUT / P74 BE1OUT / ISTxD1 / OUTC10 / INPC10 / SS2 / RTS2 / CTS2 / V / TA1IN / P73 CLK2 / V / TA1OUT / P72 (2)INPC17 / OUTC17 / STxD2 / SCL2 / RxD2 / TA0IN / TB5IN / P71 36 11 1 2 3 4 5 6 7 8 9 PLQP0144KA-A (144P6Q-A) Figure 1.3 Pin Assignment for 144-Pin Package Rev. 1.21 Jul. 08, 2005 Page 7 of 85 M32C/84 Group (M32C/84, M32C/84T) 1. Overview Table 1.4 Pin Characteristics for 144-Pin Package Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 BYTE 16 CNVSS 17 XCIN 18 XCOUT 19 RESET 20 XOUT 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 VSS XIN VCC1 P85 P84 P83 P82 P81 P80 P77 P76 P75 P74 P73 P72 P71 P70 P67 VCC1 P66 P65 P64 P63 P62 P61 P60 P137 RxD1/SCL1/STxD1 CLK1 CTS1/RTS1/SS1 TxD0/SDA0/SRxD0 RxD0/SCL0/STxD0 CLK0 CTS0/RTS0/SS0 NMI INT2 INT1 INT0 TA4IN/U TA4OUT/U TA3IN TA3OUT TA2IN/W TA2OUT/W TA1IN/V TA1OUT/V TB5IN/TA0IN TA0OUT Control Pin Port P96 P95 P94 P93 P92 P91 P90 P146 P145 P144 P143 P142 P141 P140 TB4IN TB3IN TB2IN TB1IN TB0IN Interrupt Pin Timer Pin UART/CAN Pin TxD4/SDA4/SRxD4 CLK4 CTS4/RTS4/SS4 CTS3/RTS3/SS3 TxD3/SDA3/SRxD3 RxD3/SCL3/STxD3 CLK3 Intelligent I/O Pin Analog Pin Bus Control Pin(1) ANEX1 ANEX0 DA1 DA0 INPC17/OUTC17 INPC16/OUTC16 INPC15/OUTC15 INPC14/OUTC14 P87 P86 CAN0IN CAN0OUT INPC15/OUTC15 ISRxD0 INPC14/OUTC14/ISCLK0 INPC13/OUTC13/ISTxD0 INPC12/OUTC12/ISRxD1/BE1IN INPC11/OUTC11/ISCLK1 INPC10/OUTC10/ISTxD1/BE1OUT INPC17/OUTC17 INPC16/OUTC16 CAN0IN CAN0OUT CTS2/RTS2/SS2 CLK2 RxD2/SCL2/STxD2 TxD2/SDA2/SRxD2 TxD1/SDA1/SRxD1 40 41 VSS 42 43 44 45 46 47 48 NOTES: 1. Bus control pins in M32C/84T cannot be used. Rev. 1.21 Jul. 08, 2005 Page 8 of 85 M32C/84 Group (M32C/84, M32C/84T) 1. Overview Table 1.4 Pin Characteristics for 144-Pin Package (Continued) Pin No. 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 VSS P132 VCC2 P131 P130 P53 P52 P51 P50 P127 P126 P125 P47 P46 P45 P44 P43 VCC2 P42 VSS P41 P40 P37 P36 P35 P34 P33 P32 P31 P124 P123 P122 P121 P120 VCC2 P30 VSS P27 P26 P25 AN27 AN26 AN25 A7(/D7) A6(/D6) A5(/D5) A8(/D8) A17 A16 A15(/D15) A14(/D14) A13(/D13) A12(/D12) A11(/D11) A10(/D10) A9(/D9) A18 CS0/A23 CS1/A22 CS2/A21 CS3/A20 A19 CLKOUT/BCLK/ALE RD WRH/BHE WRL/WR Control Pin Port P136 P135 P134 P57 P56 P55 P54 P133 RDY ALE HOLD HLDA/ALE Interrupt Pin Timer Pin UART/CAN Pin Intelligent I/O Pin Analog Pin Bus Control Pin NOTES: 1. Bus control pins in M32C/84T cannot be used. Rev. 1.21 Jul. 08, 2005 Page 9 of 85 M32C/84 Group (M32C/84, M32C/84T) 1. Overview Table 1.4 Pin Characteristics for 144-Pin Package (Continued) Pin No. 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 VSS 131 132 VCC1 133 134 135 136 137 138 139 140 AVSS 141 142 VREF 143 AVCC 144 Control Pin Port P24 P23 P22 P21 P20 P17 P16 P15 P14 P13 P12 P11 P10 P07 P06 P05 P04 P114 P113 P112 P111 P110 P03 P02 P01 P00 P157 P156 P155 P154 P153 P152 P151 P150 P107 P106 P105 P104 P103 P102 P101 P100 KI3 KI2 KI1 KI0 ISRxD0 ISCLK0 ISTxD0 INPC13/OUTC13 INPC12/OUTC12/ISRxD1/BE1IN INPC11/OUTC11/ISCLK1 INPC10/OUTC10/ISTxD1/BE1OUT AN03 AN02 AN01 AN00 AN157 AN156 AN155 AN154 AN153 AN152 AN151 AN150 AN7 AN6 AN5 AN4 AN3 AN2 AN1 AN0 D3 D2 D1 D0 AN07 AN06 AN05 AN04 INT5 INT4 INT3 Interrupt Pin Timer Pin UART/CAN Pin Intelligent I/O Pin Analog Pin AN24 AN23 AN22 AN21 AN20 Bus Control Pin(1) A4(/D4) A3(/D3) A2(/D2) A1(/D1) A0(/D0) D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 P97 RxD4/SCL4/STxD4 ADTRG NOTES: 1. Bus control pins in M32C/84T cannot be used. Rev. 1.21 Jul. 08, 2005 Page 10 of 85 KI0 / AN4 / P104 KI1 / AN5 / P105 KI2 / AN6 / P106 KI3 / AN7 / P107 D0 / AN00 / P00 D1 / AN01 / P01 D2 / AN02 / P02 D3 / AN03 / P03 D4 / AN04 / P04 D5 / AN05 / P05 D6 / AN06 / P06 D7 / AN07 / P07 AN1 / P101 AN2 / P102 AN3 / P103 AN0 / P100 (1) VREF AVss AVcc P97 NOTES: 99 88 81 98 97 96 95 94 93 92 91 90 89 87 86 85 84 83 82 100 M32C/84 Group (M32C/84, M32C/84T) Rev. 1.21 Jul. 08, 2005 SRxD4 / SDA4 / TxD4 / ANEX1 / P96 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 33 44 31 32 34 35 36 37 38 39 40 41 42 43 45 46 47 48 49 50 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 78 79 80 CLK4 / ANEX0 / P95 SS4 / RTS4 / CTS4 / TB4IN / DA1 / P94 SS3 / RTS3 / CTS3 / TB3IN / DA0 / P93 SRxD3 / SDA3 / TxD3 / TB2IN / P92 STxD3 / SCL3 / RxD3 / TB1IN / P91 CLK3 / TB0IN / P90 BYTE CNVss XCIN / P87 XCOUT / P86 RESET XOUT Vss XIN Vcc1 NMI / P85 INT2 / P84 CAN0IN / INT1 / P83 CAN0OUT / INT0 / P82 OUTC15 / INPC15 / U / TA4IN / P81 ISRxD0 / U / TA4OUT / P80 ISCLK0 / OUTC14 / INPC14 / CAN0IN / TA3IN / P77 ISTxD0 / OUTC13 / INPC13 / CAN0OUT / TA3OUT / P76 BE1IN / ISRxD1 / OUTC12 / INPC12 / W / TA2IN / P75 ISCLK1 / OUTC11 / INPC11 / W / TA2OUT / P74 BE1OUT / ISTxD1 / OUTC10 / INPC10 / SS2 / RTS2 / CTS2 / V / TA1IN / P73 CLK2 / V / TA1OUT / P72 (2)OUTC17 / INPC17 / STxD2 / SCL2 / RxD2 / TA0IN / TB5IN / P71 (2)OUTC16 / INPC16 / SRxD2 / SDA2 / TxD2 / TA0OUT / P70 P10 / D8 P11 / D9 P12 / D10 P13 / D11 P14 / D12 P15 / D13 / INT3 P16 / D14 / INT4 P17 / D15 / INT5 P20 / A0 ( / D0 ) / AN20 P21 / A1 ( / D1 ) / AN21 P22 / A2 ( / D2 ) / AN22 P23 / A3 ( / D3 ) / AN23 P24 / A4 ( / D4 ) / AN24 P25 / A5 ( / D5 ) / AN25 P26 / A6 ( / D6 ) / AN26 P27 / A7 ( / D7 ) / AN27 Vss P30 / A8 ( / D8 ) Vcc2 P31 / A9 ( / D9 ) P32 / A10 ( / D10 ) P33 / A11 ( / D11 ) P34 / A12 ( / D12 ) P35 / A13 ( / D13 ) P36 / A14 ( / D14 ) P37 / A15 ( / D15 ) P40 / A16 P41 / A17 P42 / A18 P43 / A19 1. P97 / ADTRG / RxD4 / SCL4 / STxD4 2. P70 and P71 are ports for the N-channel open drain output. Figure 1.4 Pin Assignment for 100-Pin Package Page 11 of 85 M32C/84 GROUP (M32C/84) P56 / ALE P57 / RDY P65 / CLK1 P61 / CLK0 P55 / HOLD P64 / CTS1 / RTS1 / SS1 P60 / CTS0 / RTS0 / SS0 P66 / RxD1 / SCL1 / STxD1 P62 / RxD0 / SCL0 / STxD0 P67 / TxD1 / SDA1 / SRxD1 P63 / TxD0 / SDA0 / SRxD0 P52 / RD P54 / HLDA / ALE P47 / CS0 / A23 P46 / CS1 / A22 P45 / CS2 / A21 P44 / CS3 / A20 P50 / WRL / WR P51 / WRH / BHE P53 / CLKOUT / BCLK / ALE PRQP0100JB-A (100P6S-A) 1. Overview M32C/84 Group (M32C/84, M32C/84T) 1. Overview P20 / A0 ( / D0 ) / AN20 P21 / A1 ( / D1 ) / AN21 P22 / A2 ( / D2 ) / AN22 P23 / A3 ( / D3 ) / AN23 P24 / A4 ( / D4 ) / AN24 P25 / A5 ( / D5 ) / AN25 P26 / A6 ( / D6 ) / AN26 P27 / A7 ( / D7 ) / AN27 P32 / A10 ( / D10 ) P34 / A12 ( / D12 ) P35 / A13 ( / D13 ) P36 / A14 ( / D14 ) P15 / D13 / INT3 P16 / D14 / INT4 P17 / D15 / INT5 P30 / A8 ( / D8 ) P31 / A9 ( / D9 ) P14 / D12 P13 / D11 P37 / A15 ( / D15 ) 53 P33 / A11 ( / D11 ) P40 / A16 52 75 74 73 72 71 70 69 68 67 65 64 63 62 61 60 59 58 57 56 54 51 66 55 P41 / A17 Vcc2 Vss D10 / P12 D9 / P11 D8 / P10 D7 / AN07 / P07 D6 / AN06 / P06 D5 / AN05 / P05 D4 / AN04 / P04 D3 / AN03 / P03 D2 / AN02 / P02 D1 / AN01 / P01 D0 / AN00 / P00 KI3 / AN7 / P107 KI2 / AN6 / P106 KI1 / AN5 / P105 KI0 / AN4 / P104 AN3 / P103 AN2 / P102 AN1 / P101 AVss AN0 / P100 VREF AVcc STxD4 / SCL4 / RxD4 / ADTRG / P97 (3) 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 10 50 49 48 47 46 45 44 43 42 41 P42 / A18 P43 / A19 P44 / CS3 / A20 P45 / CS2 / A21 P46 / CS1 / A22 P47 / CS0 / A23 P50 / WRL / WR P51 / WRH / BHE P52 / RD P53 / CLKOUT / BCLK / ALE P54 / HLDA / ALE P55 / HOLD P56 / ALE P57 / RDY P60 / CTS0 / RTS0 / SS0 P61 / CLK0 P62 / RxD0 / SCL0 / STxD0 P63 / TxD0 / SDA0 / SRxD0 P64 / CTS1 / RTS1 / SS1 P65 / CLK1 P66 / RxD1 / SCL1 / STxD1 P67 / TxD1 / SDA1 / SRxD1 P70 (1, 4) M32C/84 GROUP (M32C/84, M32C/84T)(5) 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 P96 12 13 14 15 16 17 19 20 21 23 24 25 18 22 11 1 2 3 4 5 6 7 8 9 P71(2, 4) P72 / TA1OUT / V / CLK2 CLK4 / ANEX0 / P95 RESET BYTE SS4 / RTS4 / CTS4 / TB4IN / DA1 / P94 SS3 / RTS3 / CTS3 / TB3IN / DA0 / P93 SRxD3 / SDA3 / TxD3 / TB2IN / P92 STxD3 / SCL3 / RxD3 / TB1IN / P91 CLK3 / TB0IN / P90 XCIN / P87 XCOUT / P86 XOUT Vss XIN Vcc1 NMI / P85 INT2 / P84 CAN0IN / INT1 / P83 CAN0OUT / INT0 / P82 OUTC15 / INPC15 / U / TA4IN / P81 ISRxD0 / U / TA4OUT / P80 ISCLK0 / OUTC14 / INPC14 / CAN0IN / TA3IN / P77 ISTxD0 / OUTC13 / INPC13 / CAN0OUT / TA3OUT / P76 BE1IN / ISRxD1 / OUTC12 / INPC12 / W / TA2IN / P75 ISCLK1 / OUTC11 / INPC11 / W / TA2OUT / P74 NOTES: 1. P70 / TA0OUT / TxD2 / SDA2 / SRxD2 / OUTC16 / INPC16 2. P71 / TA0IN / TB5IN / RxD2 / SCL2 / STxD2 / OUTC17 / INPC17 3. P96 / ANEX1 / TxD4 / SDA4 / SRxD4 4. P70 and P71 are ports for the N-channel open drain output. 5. The supply voltage of M32C/84T must be VCC1=VCC2. BE1OUT / ISTxD1 / OUTC10 / SS2 / INPC10 / RTS2 / CTS2 / V / TA1IN / P73 CNVss PLQP0100KB-A (100P6Q-A) Figure 1.5 Pin Assignment for 100-Pin Package Rev. 1.21 Jul. 08, 2005 Page 12 of 85 M32C/84 Group (M32C/84, M32C/84T) 1. Overview Table 1.5 Pin Characteristics for 100-Pin Package Package Pin No. FP GP 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 99 100 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 Control Pin Port P96 P95 P94 P93 P92 P91 P90 Interrupt Pin Timer Pin UART/CAN Pin TxD4/SDA4/SRxD4 CLK4 CTS4/RTS4/SS4 CTS3/RTS3/SS3 TxD3/SDA3/SRxD3 RxD3/SCL3/STxD3 CLK3 Intelligent I/O Pin Analog Bus Control Pin(1) Pin ANEX1 ANEX0 DA1 DA0 TB4IN TB3IN TB2IN TB1IN TB0IN BYTE CNVSS XCIN XCOUT RESET XOUT VSS XIN VCC1 P87 P86 P85 P84 P83 P82 P81 P80 P77 P76 P75 P74 P73 P72 P71 P70 P67 P66 P65 P64 P63 P62 P61 P60 P57 P56 P55 P54 P53 P52 P51 P50 P47 P46 P45 P44 NMI INT2 INT1 INT0 TA4IN/U TA4OUT/U TA3IN TA3OUT TA2IN/W TA2OUT/W TA1IN/V TA1OUT/V CAN0IN CAN0OUT INPC15/OUTC15 CAN0IN CAN0OUT ISRxD0 INPC14/OUTC14/ISCLK0 INPC13/OUTC13/ISTxD0 INPC12/OUTC12/ISRxD1/BE1IN INPC11/OUTC11/ISCLK1 INPC10/OUTC10/ISTxD1/BE1OUT INPC17/OUTC17 INPC16/OUTC16 CTS2/RTS2/SS2 CLK2 TB5IN/TA0IN RxD2/SCL2/STxD2 TA0OUT TxD2/SDA2/SRxD2 TxD1/SDA1/SRxD1 RxD1/SCL1/STxD1 CLK1 CTS1/RTS1/SS1 TxD0/SDA0/SRxD0 RxD0/SCL0/STxD0 CLK0 CTS0/RTS0/SS0 RDY ALE HOLD HLDA/ALE CLKOUT/BCLK/ALE RD WRH/BHE WRL/WR CS0/A23 CS1/A22 CS2/A21 CS3/A20 NOTES: 1. Bus control pins in M32C/84T cannot be used. Rev. 1.21 Jul. 08, 2005 Page 13 of 85 M32C/84 Group (M32C/84, M32C/84T) 1. Overview Table 1.5 Pin Characteristics for 100-Pin Package (Continued) Package Pin No. FP GP 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 VCC2 P30 VSS P27 P26 P25 P24 P23 P22 P21 P20 P17 P16 P15 P14 P13 P12 P11 P10 P07 P06 P05 P04 P03 P02 P01 P00 P107 P106 P105 P104 P103 P102 P101 AVSS P100 VREF AVCC P97 RxD4/SCL4/STxD4 ADTRG AN0 AN27 AN26 AN25 AN24 AN23 AN22 AN21 AN20 INT5 INT4 INT3 A7(/D7) A6(/D6) A5(/D5) A4(/D4) A3(/D3) A2(/D2) A1(/D1) A0(/D0) D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 A8(/D8) P43 P42 P41 P40 P37 P36 P35 P34 P33 P32 P31 A19 A18 A17 A16 A15(/D15) A14(/D14) A13(/D13) A12(/D12) A11(/D11) A10(/D10) A9(/D9) Control Pin Port Interrupt Pin Timer Pin UART/CAN Pin Intelligent I/O Pin Analog Pin Bus Control Pin KI3 KI2 KI1 KI0 AN07 AN06 AN05 AN04 AN03 AN02 AN01 AN00 AN7 AN6 AN5 AN4 AN3 AN2 AN1 NOTES: 1. Bus control pins in M32C/84T cannot be used. Rev. 1.21 Jul. 08, 2005 Page 14 of 85 M32C/84 Group (M32C/84, M32C/84T) 1. Overview 1.6 Pin Description Table 1.6 Pin Description (100-Pin and 144-Pin Packages) Classsfication Power Supply Analog Power Supply Reset Input CNVSS Symbol VCC1, VCC2 VSS AVCC AVSS ____________ RESET CNVSS I/O Type I I I I I Supply Voltage VCC1 VCC1 VCC1 VCC1 Function Apply 3.0 to 5.5V to both VCC1 and VCC2 pins. Apply 0V to the VSS pin. VCC1 VCC2(1, 2) Supplies power to the A/D converter. Connect the AVCC pin to VCC1 and the AVSS pin to VSS ___________ The microcomputer is in a reset state when "L" is applied to the RESET pin Switches processor mode. Connect the CNVSS pin to VSS to start up in single-chip mode or to VCC1 to start up in microprocessor mode Switches data bus width in external memory space 3. The data bus is 16 bits wide when the BYTE pin is held "L" and 8 bits wide when it is held "H". Set to either. Connect the BYTE pin to VSS to use the microcomputer in single-chip mode D0 to D7 D8 to D15 A0 to A22 A23 I/O I/O O O I/O VCC2 VCC2 VCC2 VCC2 VCC2 Inputs and outputs data (D0 to D7) while accessing an external memory space with separate bus Inputs and outputs data (D8 to D15) while accessing an external memory space with 16-bit separate bus Outputs address bits A0 to A22 Outputs inversed address bit A23 Inputs and outputs data (D0 to D7) and outputs 8 low-order address bits (A0 to A7) by time-sharing while accessing an external memory space with multiplexed bus Inputs and outputs data (D8 to D15) and outputs 8 middle-order address bits (A8 to A15) by time-sharing while accessing an external memory space with 16-bit multiplexed bus _______ _______ _________ ______ ________ _____ ________ Input to Switch BYTE External Data Bus Width(3) Bus Control Pins(3) ______ A0/D0 to A7/D7 A8/D8 to A15/D15 ______ ______ I/O VCC2 _________ CS0 to CS3 ______ ________ WRL / WR WRH / BHE _____ RD O O VCC2 VCC2 Outputs CS0 to CS3 that are chip-select signals specifying an external space ________ _________ ________ Outputs WRL, WRH, (WR, BHE) and RD signals. WRL and ______ _______ WRH can be switched with WR and BHE by program ________ _________ _____ WRL, WRH and RD selected: If external data bus is 16 bits wide, data is written to an even ________ address in external memory space when WRL is held "L". _________ Data is written to an odd address when WRH is held "L". _____ Data is read when RD is held "L". ______ ________ _____ WR, BHE and RD selected: ______ Data is written to external memory space when WR is held "L". _____ Data in an external memory space is read when RD is held "L". ________ An odd address is accessed when BHE is held "L". ______ ________ _____ ALE __________ __________ ________ O I O VCC2 VCC2 VCC2 Select WR, BHE and RD for external 8-bit data bus. ALE is a signal latching the address __________ HOLD HLDA The microcomputer is placed in a hold state while the HOLD pin is held "L" Outputs an "L" signal while the microcomputer is placed in a hold state ________ I : Input NOTES: 1. VCC1 is hereinafter referred to as VCC unless otherwise noted. 2. Apply 4.2 to 5.5V to the VCC1 and VCC2 pins when using M32C/84T. VCC1=VCC2. 3. Bus cotrol pins in M32C/84T cannot be used. RDY O : Output VCC2 Bus is placed in a wait state while the RDY pin is held "L" I I/O : Input and output Rev. 1.21 Jul. 08, 2005 Page 15 of 85 M32C/84 Group (M32C/84, M32C/84T) 1. Overview Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued) Classsfication Symbol I/O Type I O I O O O I I I I I/O I I O I O I/O I O I/O I/O O I Supply Voltage VCC1 VCC1 VCC1 VCC1 VCC2 VCC2 VCC1 VCC2 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 Function I/O pins for the main clock oscillation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT. To apply external clock, apply it to XIN and leave XOUT open I/O pins for the sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT. To apply external clock, apply it to XCIN and leave XCOUT open Outputs BCLK signal Outputs the clock having the same frequency as fC, f8 or f32 ______ Main Clock Input XIN Main Clock Output XOUT Sub Clock Input XCIN Sub Clock Output XCOUT BCLK Clock Output ______ Output(1) BCLK CLKOUT ________ ________ _______ ________ INT Interrupt Input _______ INT0 to INT2 ________ INT3 to INT5 Input pins for the INT interrupt _______ NMI Interrupt Input NMI _____ _____ Key Input Interrupt KI0 to KI3 Timer A TA0OUT to TA4OUT TA0IN to TA4IN Timer B TB0IN to TB5IN ___ ___ Input pin for the NMI interrupt Input pins for the key input interrupt I/O pins for the timer A0 to A4 (TA0OUT is a pin for the N-channel open drain output.) Input pins for the timer A0 to A4 Input pins for the timer B0 to B5 Output pins for the three-phase motor control timer Iutput pins for data transmission control Output pins for data reception control Inputs and outputs the transfer clock Inputs serial data Outputs serial data (TxD2 is a pin for the N-channel open drain output.) Inputs and outputs serial data (SDA2 is a pin for the N-channel open drain output.) Inputs and outputs the transfer clock (SCL2 is a pin for the N-channel open drain output.) Outputs serial data when slave mode is selected (STxD2 is a pin for the N-channel open drain output.) Inputs serial data when slave mode is selected Three-phase Motor U, U, V, V, ___ Control Timer Output W, W _________ ________ Serial I/O CTS0 to CTS4 _________ ________ RTS0 to RTS4 CLK0 to CLK4 RxD0 to RxD4 TxD0 to TxD4 I2C Mode SDA0 to SDA4 SCL0 to SCL4 Serial I/O STxD0 to Special Function STxD4 SRxD0 to SRxD4 _______ _______ I : Input NOTES: 1. Bus control pins in M32C/84T cannot be used. SS0 to SS4 I VCC1 Input pins to control serial I/O special function O : Output I/O : Input and output Rev. 1.21 Jul. 08, 2005 Page 16 of 85 M32C/84 Group (M32C/84, M32C/84T) 1. Overview Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued) Classsfication Reference Voltage Input A/D Converter Symbol VREF AN0 to AN7 AN00 to AN07 AN20 to AN27 ___________ ADTRG ANEX0 ANEX1 DA0, DA1 INPC10 to INPC13 INPC14 to INPC17 OUTC10 to OUTC13 OUTC14 to OUTC17 ISCLK0 ISCLK1 ISRXD0 ISRXD1 ISTXD0 ISTXD1 BE1IN CAN I/O Ports BE1OUT CAN0IN CAN0OUT P00 to P07 P10 to P17 P20 to P27 P30 to P37 P40 to P47 P50 to P57 P60 to P67 P70 to P77 P90 to P97 P100 to P107 P80 to P84 Input Port P86, P87 P85 I/O I VCC1 VCC1 I/O VCC1 I/O Type I I Supply Voltage VCC1 Function Applies reference voltage to the A/D converter and D/A converter Analog input pins for the A/D converter I I/O I O I I O O I/O I/O I I O O I O I O I/O VCC1 VCC1 VCC1 VCC1 Input pin for an external A/D trigger Extended analog input pin for the A/D converter and output pin in external op-amp connection mode Extended analog input pin for the A/D converter Output pin for the D/A converter D/A Converter Intelligent I/O VCC1/VCC2(1) Input pins for the time measurement function VCC1 VCC1/VCC2(1) Output pins for the waveform generating function VCC1 VCC1 (OUTC16 and OUTC17 assgined to P70 and P71 are pins for the N-channel open drain output.) Inputs and outputs the clock for the intellignet I/O communication VCC1/VCC2(1) function Inputs data for the intellignet I/O communication function VCC1 VCC1/VCC2(1) VCC1 Outputs data for the intellignet I/O communication function VCC1/VCC2(1) VCC1/VCC2(1) Inputs data for the intellignet I/O communication function VCC1/VCC2(1) Outputs data for the intellignet I/O communication function VCC1 Input pin for the CAN communication function VCC1 VCC2 Output pin for the CAN communication function I/O ports for CMOS. Each port can be programmed for input or output under the control of the direction register. An input port can be set, by program, for a pull-up resistor available or for no pull-up resister available in 4-bit units I/O ports having equivalent functions to P0 (P70 and P71 are ports for the N-channel open drain output.) I/O ports having equivalent functions to P0 _______ _______ Shares a pin with NMI. NMI input state can be got by reading P85 I : Input O : Output I/O : Input and output NOTES: 1. VCC2 is not available in the 100-pin package. VCC1 only available. Rev. 1.21 Jul. 08, 2005 Page 17 of 85 M32C/84 Group (M32C/84, M32C/84T) 1. Overview Table 1.6 Pin Description (144-Pin Package only) (Continued) Classsfication A/D Converter I/O Ports Symbol AN150 to AN157 P110 to P114 P120 to P127 P130 to P137 P140 to P146 P150 to P157 I : Input O : Output I/O VCC1 I/O ports having equivalent functions to P0 I/O Type I I/O Supply Function Voltage Analog input pins for the A/D converter VCC1 I/O ports having equivalent functions to P0 VCC2 I/O : Input and output Rev. 1.21 Jul. 08, 2005 Page 18 of 85 M32C/84 Group (M32C/84, M32C/84T) 2. Central Processing Unit (CPU) 2. Central Processing Unit (CPU) Figure 2.1 shows the CPU registers. The register bank is comprised of 8 registers (R0, R1, R2, R3, A0, A1, SB and FB) out of 28 CPU registers. Two sets of register banks are provided. b31 b15 b0 General Register R2 R3 R0H R1H R2 R0L R1L Data Register(1) b23 R3 A0 A1 SB FB USP ISP INTB PC FLG Address Register(1) Static Base Register(1) Frame Base Register(1) User Stack Pointer Interrupt Stack Pointer Interrupt Table Register Program Counter Flag Register b0 b15 b8 b7 IPL U I OBSZDC Carry Flag Debug Flag Zero Flag Sign Flag Register Bank Select Flag Overflow Flag Interrupt Enable Flag Stack Pointer Select Flag Reserved Space Processor Interrupt Priority Level Reserved Space b15 b0 High-Speed Interrupt Register b23 SVF SVP VCT b7 b0 Flag Save Register PC Save Register Vector Register DMAC-Associated Register b15 DMD0 DMD1 DCT0 DCT1 DRC0 b23 DMA Mode Register DMA Transfer Count Register DRC1 DMA0 DMA1 DRA0 DRA1 DSA0 DSA1 DMA Transfer Count Reload Register DMA Memory Address Register DMA Memory Address Reload Register DMA SFR Address Register NOTES: 1. The register bank is comprised of these registers. Two sets of register banks are provided. Figure 2.1 CPU Register Rev. 1.21 Jul. 08, 2005 Page 19 of 85 M32C/84 Group (M32C/84, M32C/84T) 2. Central Processing Unit (CPU) 2.1 General Registers 2.1.1 Data Registers (R0, R1, R2 and R3) R0, R1, R2 and R3 are 16-bit registers for transfer, arithmetic and logic operations. R0 and R1 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R0 can be combined with R2 to be used as a 32-bit data register (R2R0). The same applies to R1 and R3. 2.1.2 Address Registers (A0 and A1) A0 and A1 are 24-bit registers for A0-/A1-indirect addressing, A0-/A1-relative addressing, transfer, arithmetic and logic operations. 2.1.3 Static Base Register (SB) SB is a 24-bit register for SB-relative addressing. 2.1.4 Frame Base Register (FB) FB is a 24-bit register for FB-relative addressing. 2.1.5 Program Counter (PC) PC, 24 bits wide, indicates the address of an instruction to be executed. 2.1.6 Interrupt Table Register (INTB) INTB is a 24-bit register indicating the starting address of an relocatable interrupt vector table. 2.1.7 User Stack Pointer (USP), Interrupt Stack Pointer (ISP) The stack pointers (SP), USP and ISP, are 24 bits wide each. The U flag is used to switch between USP and ISP. Refer to 2.1.8 Flag Register (FLG) for details on the U flag. Set USP and ISP to even addresses to execute an interrupt sequence efficiently. 2.1.8 Flag Register (FLG) FLG is a 16-bit register indicating a CPU state. 2.1.8.1 Carry Flag (C) The C flag indicates whether carry or borrow has occurred after executing an instruction. 2.1.8.2 Debug Flag (D) The D flag is for debug only. Set to "0". 2.1.8.3 Zero Flag (Z) The Z flag is set to "1" when the value of zero is obtained from an arithmetic operation; otherwise "0". 2.1.8.4 Sign Flag (S) The S flag is set to "1" when a negative value is obtained from an arithmetic operation; otherwise "0". Rev. 1.21 Jul. 08, 2005 Page 20 of 85 M32C/84 Group (M32C/84, M32C/84T) 2. Central Processing Unit (CPU) 2.1.8.5 Register Bank Select Flag (B) The register bank 0 is selected when the B flag is set to "0". The register bank 1 is selected when this flag is set to "1". 2.1.8.6 Overflow Flag (O) The O flag is set to "1" when the result of an arithmetic operation overflows; otherwise "0". 2.1.8.7 Interrupt Enable Flag (I) The I flag enables a maskable interrupt. Interrupt is disabled when the I flag is set to "0" and enabled when the I flag is set to "1". The I flag is set to "0" when an interrupt is acknowledged. 2.1.8.8 Stack Pointer Select Flag (U) ISP is selected when the U flag is set to "0". USP is selected when this flag is set to "1". The U flag is set to "0" when a hardware interrupt is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed. 2.1.8.9 Processor Interrupt Priority Level (IPL) IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has greater priority than IPL, the interrupt is enabled. 2.1.8.10 Reserved Space When writing to a reserved space, set to "0". When reading, its content is indeterminate. 2.2 High-Speed Interrupt Registers Registers associated with the high-speed interrupt are as follows: - Flag save register (SVF) - PC save register (SVP) - Vector register (VCT) 2.3 DMAC-Associated Registers Registers associated with DMAC are as follows: - DMA mode register (DMD0, DMD1) - DMA transfer count register (DCT0, DCT1) - DMA transfer count reload register (DRC0, DRC1) - DMA memory address register (DMA0, DMA1) - DMA SFR address register (DSA0, DSA1) - DMA memory address reload register (DRA0, DRA1) Rev. 1.21 Jul. 08, 2005 Page 21 of 85 M32C/84 Group (M32C/84, M32C/84T) 3. Memory 3. Memory Figure 3.1 shows a memory map of the M32C/84 group (M32C/84, M32C/84T). The M32C/84 group (M32C/84, M32C/84T) provides 16-Mbyte address space from addresses 00000016 to FFFFFF16. The internal ROM is allocated lower addresses beginning with address FFFFFF16. For example, a 64Kbyte internal ROM is allocated in addresses FF000016 to FFFFFF16. The fixed interrupt vectors are allocated addresses FFFFDC16 to FFFFFF16. It stores the starting address of each interrupt routine. The internal RAM is allocated higher addresses beginning with address 00040016. For example, a 10Kbyte internal RAM is allocated addresses 00040016 to 002BFF16. Besides storing data, it becomes stacks when the subroutine is called or an interrupt is acknowleged. SFR, consisting of control registers for peripheral functions such as I/O port, A/D converter, serial I/O, and timers, is allocated addresses 00000016 to 0003FF16. All blank spaces within SFR are reserved and cannot be accessed by users. The special page vectors are allocated addresses FFFE0016 to FFFFDB16. It is used for the JMPS instruction and JSRS instruction. Refer to the Renesas publication M32C/80 Series Software Manual for details. In memory expansion mode and microprocessor mode, some spaces are reserved and cannot be accessed by users. 00000016 SFR 00040016 0063FF16 Internal RAM XXXXXX16 Capacity 24 Kbytes 0063FF16 0043FF16 16 Kbytes 10 Kbytes 002BFF16 Internal ROM Capacity YYYYYY16 512 Kbytes 384 Kbytes 320 Kbytes 192 Kbytes 128 Kbytes F8000016 FA000016 FB000016 FD000016 FE000016 F0000016 F8000016 Internal ROM(4) FFFFFF16 FFFFFF16 Reserved Space(2) Watchdog Timer(5) NMI Reset 00F00016 Internal RAM Reserved Space Internal ROM (Data space) 00FFFF16 External Space(1) (3) FFFE0016 Special Page Vector Table FFFFDC16 Undefined Instruction Overflow BRK Instruction Address Match NOTES: 1. In memory expansion mode and microprocessor mode. 2. In memory expansion mode. This space becomes external space in microprocessor mode. 3. Additional 4-Kbyte space is provided in flash memory version for storing data. This space can be used in single-chip mode and memory expansion mode. This space becomes reserved space in microprocessor mode. 4. This space can be used in single-chip mode and memory expansion mode. This space becomes external space in microprocessor mode. 5. Watchdog timer interrupts, oscillation stop detect interrupts, and voltage down detect interrupts share vectors. Figure 3.1 Memory Map Rev. 1.21 Jul. 08, 2005 Page 22 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) 4. Special Function Registers (SFR) Address 000016 000116 000216 000316 000416 000516 000616 000716 000816 000916 000A16 000B16 000C16 000D16 000E16 000F16 001016 001116 001216 001316 001416 001516 001616 001716 001816 001916 001A16 001B16 001C16 001D16 001E16 001F16 002016 002116 002216 002316 002416 002516 002616 002716 002816 002916 002A16 002B16 002C16 002D16 002E16 002F16 Register Symbol Value after RESET Processor Mode Register 0(1) Processor Mode Register 1 System Clock Control Register 0 System Clock Control Register 1 Address Match Interrupt Enable Register Protect Register External Data Bus Width Control Register(2) Main Clock Division Register Oscillation Stop Detection Register Watchdog Timer Start Register Watchdog Timer Control Register Address Match Interrupt Register 0 Processor Mode Register 2 Address Match Interrupt Register 1 Voltage Detection Register 2(2) Address Match Interrupt Register 2 Voltage Detection Register 1(2) Address Match Interrupt Register 3 PM0 PM1 CM0 CM1 AIER PRCR DS MCD CM2 WDTS WDC RMAD0 PM2 RMAD1 VCR2 RMAD2 VCR1 RMAD3 1000 00002(CNVss pin ="L") 0000 00112(CNVss pin ="H") 0016 0000 10002 0010 00002 0016 XXXX 00002 XXXX 10002(BYTE pin ="L") XXXX 00002(BYTE pin ="H") XXX0 10002 0016 XX16 000X XXXX2 00000016 0016 00000016 0016 00000016 0000 10002 00000016 PLL Control Register 0 PLL Control Register 1 Address Match Interrupt Register 4 PLC0 PLC1 RMAD4 0001 X0102 000X 00002 00000016 Address Match Interrupt Register 5 Voltage Down Detection Interrupt Register(2) RMAD5 D4INT 00000016 0016 X: Indeterminate Blank spaces are reserved. No access is allowed. NOTES: 1. The PM01 and PM00 bits in the PM1 register maintain values set before reset even if software reset or watchdog timer reset is performed. 2. These registers in M32C/84T cannot be used. Rev. 1.21 Jul. 08, 2005 Page 23 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) Address 003016 003116 003216 003316 003416 003516 003616 003716 003816 003916 003A16 003B16 003C16 003D16 003E16 003F16 004016 004116 004216 004316 004416 004516 004616 004716 004816 004916 004A16 004B16 004C16 004D16 004E16 004F16 005016 005116 005216 005316 005416 005516 005616 005716 005816 005916 005A16 005B16 005C16 005D16 005E16 005F16 Register Symbol Value after RESET Address Match Interrupt Register 6 RMAD6 00000016 Address Match Interrupt Register 7 RMAD7 00000016 External Space Wait Control Register 0(1) External Space Wait Control Register 1(1) External Space Wait Control Register 2(1) External Space Wait Control Register 3(1) Page Mode Wait Control Register 0(2) Page Mode Wait Control Register 1(2) EWCR0 EWCR1 EWCR2 EWCR3 PWCR0 PWCR1 X0X0 00112 X0X0 00112 X0X0 00112 X0X0 00112 0001 00012 0001 00012 Flash Memory Control Register 1 FMR1 0000 01012 0000 00012(Flash memory version) XXXX XXX02(Masked ROM version) Flash Memory Control Register 0 FMR0 X: Indeterminate Blank spaces are reserved. No access is allowed. NOTES: 1. These registers in M32C/84T cannot be used. 2. These registers can be used only in the ROMless version. Rev. 1.21 Jul. 08, 2005 Page 24 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) Address 006016 006116 006216 006316 006416 006516 006616 006716 006816 006916 006A16 006B16 006C16 006D16 006E16 006F16 007016 007116 007216 007316 007416 007516 007616 007716 007816 007916 007A16 007B16 007C16 007D16 007E16 007F16 008016 008116 008216 008316 008416 008516 008616 008716 008816 008916 008A16 008B16 008C16 008D16 008E16 008F16 Register Symbol Value after RESET DMA0 Interrupt Control Register Timer B5 Interrupt Control Register DMA2 Interrupt Control Register UART2 Receive /ACK Interrupt Control Register Timer A0 Interrupt Control Register UART3 Receive /ACK Interrupt Control Register Timer A2 Interrupt Control Register UART4 Receive /ACK Interrupt Control Register Timer A4 Interrupt Control Register UART0/UART3 Bus Conflict Detect Interrupt Control Register UART0 Receive/ACK Interrupt Control Register A/D0 Conversion Interrupt Control Register UART1 Receive/ACK Interrupt Control Register Intelligent I/O Interrupt Control Register 0 Timer B1 Interrupt Control Register Intelligent I/O Interrupt Control Register 2 Timer B3 Interrupt Control Register Intelligent I/O Interrupt Control Register 4 INT5 Interrupt Control Register INT3 Interrupt Control Register Intelligent I/O Interrupt Control Register 8 INT1 Interrupt Control Register Intelligent I/O Interrupt Control Register 10/ CAN Interrupt 1 Control Register CAN Interrupt 2 Control Register DM0IC TB5IC DM2IC S2RIC TA0IC S3RIC TA2IC S4RIC TA4IC BCN0IC/BCN3IC S0RIC AD0IC S1RIC IIO0IC TB1IC IIO2IC TB3IC IIO4IC INT5IC INT3IC IIO8IC INT1IC IIO10IC CAN1IC CAN2IC XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XX00 X0002 XX00 X0002 XXXX X0002 XX00 X0002 XXXX X0002 XXXX X0002 DMA1 Interrupt Control Register UART2 Transmit /NACK Interrupt Control Register DMA3 Interrupt Control Register UART3 Transmit /NACK Interrupt Control Register Timer A1 Interrupt Control Register UART4 Transmit /NACK Interrupt Control Register Timer A3 Interrupt Control Register UART2 Bus Conflict Detect Interrupt Control Register DM1IC S2TIC DM3IC S3TIC TA1IC S4TIC TA3IC BCN2IC XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 X: Indeterminate Blank spaces are reserved. No access is allowed. Rev. 1.21 Jul. 08, 2005 Page 25 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) Address 009016 009116 009216 009316 009416 009516 009616 009716 009816 009916 009A16 009B16 009C16 009D16 009E16 009F16 00A016 00A116 00A216 00A316 00A416 00A516 00A616 00A716 00A816 00A916 00AA16 00AB16 00AC16 00AD16 00AE16 00AF16 00B016 00B116 00B216 00B316 00B416 00B516 00B616 00B716 00B816 00B916 00BA16 00BB16 00BC16 00BD16 00BE16 00BF16 Register UART0 Transmit /NACK Interrupt Control Register UART1/UART4 Bus Conflict Detect Interrupt Control Register UART1 Transmit/NACK Interrupt Control Register Key Input Interrupt Control Register Timer B0 Interrupt Control Register Intelligent I/O Interrupt Control Register 1 Timer B2 Interrupt Control Register Intelligent I/O Interrupt Control Register 3 Timer B4 Interrupt Control Register INT4 Interrupt Control Register INT2 Interrupt Control Register Intelligent I/O Interrupt Control Register 9/ CAN Interrupt 0 Control Register INT0 Interrupt Control Register Exit Priority Control Register Interrupt Request Register 0 Interrupt Request Register 1 Interrupt Request Register 2 Interrupt Request Register 3 Interrupt Request Register 4 Symbol S0TIC BCN1IC/BCN4IC S1TIC KUPIC TB0IC IIO1IC TB2IC IIO3IC TB4IC INT4IC INT2IC IIO9IC CAN0IC INT0IC RLVL IIO0IR IIO1IR IIO2IR IIO3IR IIO4IR Value after RESET XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XXXX X0002 XX00 X0002 XX00 X0002 XXXX X0002 XX00 X0002 XXXX 00002 0000 000X2 0000 000X2 0000 000X2 0000 000X2 0000 000X2 Interrupt Request Register 8 Interrupt Request Register 9 Interrupt Request Register 10 Interrupt Request Register 11 IIO8IR IIO9IR IIO10IR IIO11IR 0000 000X2 0000 000X2 0000 000X2 0000 000X2 Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Enable Register 2 Interrupt Enable Register 3 Interrupt Enable Register 4 IIO0IE IIO1IE IIO2IE IIO3IE IIO4IE 0016 0016 0016 0016 0016 Interrupt Enable Register 8 Interrupt Enable Register 9 Interrupt Enable Register 10 Interrupt Enable Register 11 IIO8IE IIO9IE IIO10IE IIO11IE 0016 0016 0016 0016 X: Indeterminate Blank spaces are reserved. No access is allowed. Rev. 1.21 Jul. 08, 2005 Page 26 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) Address 00C016 00C116 00C216 00C316 00C416 00C516 00C616 00C716 00C816 00C916 00CA16 00CB16 00CC16 00CD16 00CE16 00CF16 00D016 00D116 00D216 00D316 00D416 00D516 00D616 00D716 00D816 00D916 00DA16 00DB16 00DC16 00DD16 00DE16 00DF16 00E016 00E116 00E216 00E316 00E416 00E516 00E616 00E716 00E816 00E916 00EA16 00EB16 00EC16 00ED16 00EE16 00EF16 Register Symbol Value after RESET SI/O Receive Buffer Register 0 Transmit Buffer/Receive Data Register 0 Receive Input Register 0 SI/O Communication Mode Register 0 Transmit Output Register 0 SI/O Communication Control Register 0 G0RB G0TB/G0DR G0RI G0MR G0TO G0CR XXXX XXXX2 X000 XXXX2 XX16 XX16 0016 XX16 0000 X0112 X: Indeterminate Blank spaces are reserved. No access is allowed. Rev. 1.21 Jul. 08, 2005 Page 27 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) Address 00F016 00F116 00F216 00F316 00F416 00F516 00F616 00F716 00F816 00F916 00FA16 00FB16 00FC16 00FD16 00FE16 00FF16 010016 010116 010216 010316 010416 010516 010616 010716 010816 010916 010A16 010B16 010C16 010D16 010E16 010F16 011016 011116 011216 011316 011416 011516 011616 011716 011816 011916 011A16 011B16 011C16 011D16 011E16 011F16 Register Data Compare Register 00 Data Compare Register 01 Data Compare Register 02 Data Compare Register 03 Data Mask Register 00 Data Mask Register 01 Communication Clock Select Register Symbol G0CMP0 G0CMP1 G0CMP2 G0CMP3 G0MSK0 G0MSK1 CCS Value after RESET XX16 XX16 XX16 XX16 XX16 XX16 XXXX 00002 XX16 Receive CRC Code Register 0 Transmit CRC Code Register 0 SI/O Extended Mode Register 0 SI/O Extended Receive Control Register 0 SI/O Special Communication Interrupt Detect Register 0 SI/O Extended Transmit Control Register 0 Time Measurement/Waveform Generating Register 10 Time Measurement/Waveform Generating Register 11 Time Measurement/Waveform Generating Register 12 Time Measurement/Waveform Generating Register 13 Time Measurement/Waveform Generating Register 14 Time Measurement/Waveform Generating Register 15 Time Measurement/Waveform Generating Register 16 Time Measurement/Waveform Generating Register 17 Waveform Generating Control Register 10 Waveform Generating Control Register 11 Waveform Generating Control Register 12 Waveform Generating Control Register 13 Waveform Generating Control Register 14 Waveform Generating Control Register 15 Waveform Generating Control Register 16 Waveform Generating Control Register 17 Time Measurement Control Register 10 Time Measurement Control Register 11 Time Measurement Control Register 12 Time Measurement Control Register 13 Time Measurement Control Register 14 Time Measurement Control Register 15 Time Measurement Control Register 16 Time Measurement Control Register 17 G0RCRC G0TCRC G0EMR G0ERC G0IRF G0ETC G1TM0/G1PO0 G1TM1/G1PO1 G1TM2/G1PO2 G1TM3/G1PO3 G1TM4/G1PO4 G1TM5/G1PO5 G1TM6/G1PO6 G1TM7/G1PO7 G1POCR0 G1POCR1 G1POCR2 G1POCR3 G1POCR4 G1POCR5 G1POCR6 G1POCR7 G1TMCR0 G1TMCR1 G1TMCR2 G1TMCR3 G1TMCR4 G1TMCR5 G1TMCR6 G1TMCR7 XX16 0016 0016 0016 0016 0016 0000 0XXX2 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 0000 X0002 0X00 X0002 0X00 X0002 0X00 X0002 0X00 X0002 0X00 X0002 0X00 X0002 0X00 X0002 0016 0016 0016 0016 0016 0016 0016 0016 X: Indeterminate Blank spaces are reserved. No access is allowed. Rev. 1.21 Jul. 08, 2005 Page 28 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) Address 012016 012116 012216 012316 012416 012516 012616 012716 012816 012916 012A16 012B16 012C16 012D16 012E16 012F16 013016 013116 013216 013316 013416 013516 013616 013716 013816 013916 013A16 013B16 013C16 013D16 013E16 013F16 014016 014116 014216 014316 014416 014516 014616 014716 014816 014916 014A16 014B16 014C16 014D16 014E16 014F16 Base Timer Register 1 Register Symbol G1BT G1BCR0 G1BCR1 G1TPR6 G1TPR7 G1FE G1FS G1RB G1TB/G1DR G1RI G1MR G1TO G1CR G1CMP0 G1CMP1 G1CMP2 G1CMP3 G1MSK0 G1MSK1 Value after RESET XX16 XX16 0016 X000 000X2 0016 0016 0016 0016 XXXX XXXX2 X000 XXXX2 XX16 XX16 0016 XX16 0000 X0112 XX16 XX16 XX16 XX16 XX16 XX16 Base Timer Control Register 10 Base Timer Control Register 11 Time Measurement Prescaler Register 16 Time Measurement Prescaler Register 17 Function Enable Register 1 Function Select Register 1 SI/O Receive Buffer Register 1 Transmit Buffer/Receive Data Register 1 Receive Input Register 1 SI/O Communication Mode Register 1 Transmit Output Register 1 SI/O Communication Control Register 1 Data Compare Register 10 Data Compare Register 11 Data Compare Register 12 Data Compare Register 13 Data Mask Register 10 Data Mask Register 11 XX16 Receive CRC Code Register 1 Transmit CRC Code Register 1 SI/O Extended Mode Register 1 SI/O Extended Receive Control Register 1 SI/O Special Communication Interrupt Detect Register 1 SI/O Extended Transmit Control Register 1 G1RCRC G1TCRC G1EMR G1ERC G1IRF G1ETC XX16 0016 0016 0016 0016 0016 0000 0XXX2 X: Indeterminate Blank spaces are reserved. No access is allowed. Rev. 1.21 Jul. 08, 2005 Page 29 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) Address Register 015016 015116 015216 015316 015416 015516 015616 015716 015816 015916 015A16 015B16 015C16 015D16 015E16 015F16 016016 016116 016216 016316 016416 016516 016616 016716 016816 016916 016A16 016B16 016C16 016D16 016E16 016F16 017016 017116 017216 017316 017416 017516 017616 017716 017816 Input Function Select Register 017916 Input Function Select Register A 017A16 017B16 017C16 017D16 to 01DF16 Symbol Value after RESET IPS IPSA 0016 0016 X: Indeterminate Blank spaces are reserved. No access is allowed. Rev. 1.21 Jul. 08, 2005 Page 30 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) Address 01E016 01E116 01E216 01E316 01E416 01E516 01E616 01E716 01E816 01E916 01EA16 01EB16 01EC16 01ED16 01EE16 01EF16 01F016 01F116 01F216 01F316 01F416 01F516 01F616 01F716 01F816 01F916 01FA16 01FB16 01FC16 01FD16 01FE16 01FF16 020016 020116 020216 020316 020416 020516 020616 020716 020816 020916 020A16 020B16 020C16 020D16 020E16 020F16 Register CAN0 Message Slot Buffer 0 Standard ID0 CAN0 Message Slot Buffer 0 Standard ID1 CAN0 Message Slot Buffer 0 Extended ID0 CAN0 Message Slot Buffer 0 Extended ID1 CAN0 Message Slot Buffer 0 Extended ID2 CAN0 Message Slot Buffer 0 Data Length Code CAN0 Message Slot Buffer 0 Data 0 CAN0 Message Slot Buffer 0 Data 1 CAN0 Message Slot Buffer 0 Data 2 CAN0 Message Slot Buffer 0 Data 3 CAN0 Message Slot Buffer 0 Data 4 CAN0 Message Slot Buffer 0 Data 5 CAN0 Message Slot Buffer 0 Data 6 CAN0 Message Slot Buffer 0 Data 7 CAN0 Message Slot Buffer 0 Time Stamp High-Order CAN0 Message Slot Buffer 0 Time Stamp Low-Order CAN0 Message Slot Buffer 1 Standard ID0 CAN0 Message Slot Buffer 1 Standard ID1 CAN0 Message Slot Buffer 1 Extended ID0 CAN0 Message Slot Buffer 1 Extended ID1 CAN0 Message Slot Buffer 1 Extended ID2 CAN0 Message Slot Buffer 1 Data Length Code CAN0 Message Slot Buffer 1 Data 0 CAN0 Message Slot Buffer 1 Data 1 CAN0 Message Slot Buffer 1 Data 2 CAN0 Message Slot Buffer 1 Data 3 CAN0 Message Slot Buffer 1 Data 4 CAN0 Message Slot Buffer 1 Data 5 CAN0 Message Slot Buffer 1 Data 6 CAN0 Message Slot Buffer 1 Data 7 CAN0 Message Slot Buffer 1 Time Stamp High-Order CAN0 Message Slot Buffer 1 Time Stamp Low-Order CAN0 Control Register 0 CAN0 Status Register CAN0 Extended ID Register CAN0 Configuration Register CAN0 Time Stamp Register CAN0 Transmit Error Count Register CAN0 Receive Error Count Register CAN0 Slot Interrupt Status Register Symbol C0SLOT0_0 C0SLOT0_1 C0SLOT0_2 C0SLOT0_3 C0SLOT0_4 C0SLOT0_5 C0SLOT0_6 C0SLOT0_7 C0SLOT0_8 C0SLOT0_9 C0SLOT0_10 C0SLOT0_11 C0SLOT0_12 C0SLOT0_13 C0SLOT0_14 C0SLOT0_15 C0SLOT1_0 C0SLOT1_1 C0SLOT1_2 C0SLOT1_3 C0SLOT1_4 C0SLOT1_5 C0SLOT1_6 C0SLOT1_7 C0SLOT1_8 C0SLOT1_9 C0SLOT1_10 C0SLOT1_11 C0SLOT1_12 C0SLOT1_13 C0SLOT1_14 C0SLOT1_15 C0CTLR0 C0STR C0IDR C0CONR C0TSR C0TEC C0REC C0SISTR Value after RESET XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX01 0X012(1) XXXX 00002(1) 0000 00002(1) X000 0X012(1) 0016(1) 0016(1) 0000 XXXX2(1) 0000 00002(1) 0016(1) 0016(1) 0016(1) 0016(1) 0016(1) 0016(1) X: Indeterminate Blank spaces are reserved. No access is allowed. NOTES: 1. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after reset and supplying the clock to the CAN module. Rev. 1.21 Jul. 08, 2005 Page 31 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) Address 021016 021116 021216 021316 021416 021516 021616 021716 021816 021916 021A16 021B16 021C16 021D16 021E16 021F16 022016 022116 022216 022316 022416 022516 022616 022716 022816 022916 022A16 022B16 022C16 022D16 022E16 022F16 023016 023116 023216 023316 023416 023516 023616 023716 023816 Register CAN0 Slot Interrupt Mask Register Symbol C0SIMKR Value after RESET 0016(2) 0016(2) CAN0 Error Interrupt Mask Register CAN0 Error Interrupt Status Register CAN0 Error Cause Register CAN0 Baud Rate Prescaler CAN0 Mode Register C0EIMKR C0EISTR C0EFR C0BRP C0MDR XXXX X0002(2) XXXX X0002(2) 0016(2) 0000 00012(2) XXXX XX002(2) CAN0 Single-Shot Control Register C0SSCTLR 0016(2) 0016(2) CAN0 Single-Shot Status Register C0SSSTR 0016(2) 0016(2) CAN0 Global Mask Register Standard ID0 CAN0 Global Mask Register Standard ID1 CAN0 Global Mask Register Extended ID0 CAN0 Global Mask Register Extended ID1 CAN0 Global Mask Register Extended ID2 C0GMR0 C0GMR1 C0GMR2 C0GMR3 C0GMR4 XXX0 00002(2) XX00 00002(2) XXXX 00002(2) 0016(2) XX00 00002(2) (Note 1) CAN0 Message Slot 0 Control Register / CAN0 Local Mask Register A Standard ID0 CAN0 Message Slot 1 Control Register / CAN0 Local Mask Register A Standard ID1 CAN0 Message Slot 2 Control Register / CAN0 Local Mask Register A Extended ID0 CAN0 Message Slot 3 Control Register / CAN0 local Mask Register A Extended ID1 CAN0 Message Slot 4 Control Register / CAN0 Local Mask Register A Extended ID2 CAN0 Message Slot 5 Control Register CAN0 Message Slot 6 Control Register CAN0 Message Slot 7 Control Register CAN0 Message Slot 8 Control Register / CAN0 Local Mask Register B Standard ID0 C0MCTL0/ C0LMAR0 C0MCTL1/ C0LMAR1 C0MCTL2/ C0LMAR2 C0MCTL3/ C0LMAR3 C0MCTL4/ C0LMAR4 C0MCTL5 C0MCTL6 C0MCTL7 C0MCTL8/ C0LMBR0 0000 00002(2) XXX0 00002(2) 0000 00002(2) XX00 00002(2) 0000 00002(2) XXXX 00002(2) 0016(2) 0016(2) 0000 00002(2) XX00 00002(2) 0016(2) 0016(2) 0016(2) 0000 00002(2) XXX0 00002(2) X: Indeterminate Blank spaces are reserved. No access is allowed. NOTES: 1. The BANKSEL bit in the C0CTLR1 register switches functions for addresses 022016 to 023F16. 2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after reset and supplying the clock to the CAN module. Rev. 1.21 Jul. 08, 2005 Page 32 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) Address 023916 023A16 023B16 023C16 023D16 023E16 023F16 024016 024116 024216 024316 024416 024516 024616 024716 024816 024916 024A16 024B16 024C16 024D16 024E16 024F16 025016 025116 025216 025316 025416 025516 025616 025716 025816 025916 025A16 025B16 025C16 025D16 to 02BF16 Register CAN0 Message Slot 9 Control Register / CAN0 Local Mask Register B Standard ID1 CAN0 Message Slot 10 Control Register / CAN0 Local Mask Register B Extended ID0 CAN0 Message Slot 11 Control Register / CAN0 Local Mask Register B Extended ID1 CAN0 Message Slot 12 Control Register / CAN0 Local Mask Register B Extended ID2 CAN0 Message Slot 13 Control Register CAN0 Message Slot 14 Control Register CAN0 Message Slot 15 Control Register CAN0 Slot Buffer Select Register CAN0 Control Register 1 CAN0 Sleep Control Register Symbol C0MCTL9/ C0LMBR1 C0MCTL10/ C0LMBR2 C0MCTL11/ C0LMBR3 C0MCTL12/ C0LMBR4 C0MCTL13 C0MCTL14 C0MCTL15 C0SBS C0CTLR1 C0SLPR Value after RESET 0000 00002(2) XX00 00002(2) 0000 00002(2) XXXX 00002(2) 0016(2) 0016(2) 0000 00002(2) XX00 00002(2) 0016(2) 0016(2) 0016(2) 0016(2) X000 00XX2(2) XXXX XXX02 0016(2) 0116(2) (Note 1) CAN0 Acceptance Filter Support Register C0AFS X: Indeterminate Blank spaces are reserved. No access is allowed. NOTES: 1. The BANKSEL bit in the C0CTLR1 register switches functions for addresses 022016 to 023F16. 2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after reset and supplying the clock to the CAN module. Rev. 1.21 Jul. 08, 2005 Page 33 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) Address 02C016 02C116 02C216 02C316 02C416 02C516 02C616 02C716 02C816 02C916 02CA16 02CB16 02CC16 02CD16 02CE16 02CF16 02D016 02D116 02D216 02D316 02D416 02D516 02D616 02D716 02D816 02D916 02DA16 02DB16 02DC16 02DD16 02DE16 02DF16 02E016 02E116 02E216 02E316 02E416 02E516 02E616 02E716 02E816 02E916 02EA16 02EB16 02EC16 02ED16 02EE16 02EF16 X0 Register Y0 Register X1 Register Y1 Register X2 Register Y2 Register X3 Register Y3 Register X4 Register Y4 Register X5 Register Y5 Register X6 Register Y6 Register X7 Register Y7 Register X8 Register Y8 Register X9 Register Y9 Register Register Symbol X0R,Y0R X1R,Y1R X2R,Y2R X3R,Y3R X4R,Y4R X5R,Y5R X6R,Y6R X7R,Y7R X8R,Y8R X9R,Y9R X10R,Y10R X11R,Y11R X12R,Y12R X13R,Y13R X14R,Y14R X15R,Y15R XYC Value after RESET XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XXXX XX002 X10 Register Y10 Register X11 Register Y11 Register X12 Register Y12 Register X13 Register Y13 Register X14 Register Y14 Register X15 Register Y15 Register X/Y Control Register UART1 Special Mode Register 4 UART1 Special Mode Register 3 UART1 Special Mode Register 2 UART1 Special Mode Register UART1 Transmit/Receive Mode Register UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register U1SMR4 U1SMR3 U1SMR2 U1SMR U1MR U1BRG U1TB U1C0 U1C1 U1RB 0016 0016 0016 0016 0016 XX16 XX16 XX16 0000 10002 0000 00102 XX16 XX16 X: Indeterminate Blank spaces are reserved. No access is allowed. Rev. 1.21 Jul. 08, 2005 Page 34 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) Address 02F016 02F116 02F216 02F316 02F416 02F516 02F616 02F716 02F816 02F916 02FA16 02FB16 02FC16 02FD16 02FE16 02FF16 030016 030116 030216 030316 030416 030516 030616 030716 030816 030916 030A16 030B16 030C16 030D16 030E16 030F16 031016 031116 031216 031316 031416 031516 031616 031716 031816 031916 031A16 031B16 031C16 031D16 031E16 031F16 Register Symbol Value after RESET UART4 Special Mode Register 4 UART4 Special Mode Register 3 UART4 Special Mode Register 2 UART4 Special Mode Register UART4 Transmit/Receive Mode Register UART4 Bit Rate Register UART4 Transmit Buffer Register UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag U4SMR4 U4SMR3 U4SMR2 U4SMR U4MR U4BRG U4TB U4C0 U4C1 U4RB TBSR 0016 0016 0016 0016 0016 XX16 XX16 XX16 0000 10002 0000 00102 XX16 XX16 000X XXXX2 XX16 Timer A1-1 Register Timer A2-1 Register Timer A4-1 Register Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 1 Three-Phase Output Buffer Register 0 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set Counter TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT ICTB2 XX16 XX16 XX16 XX16 XX16 0016 0016 XX11 11112 XX11 11112 XX16 XX16 XX16 Timer B3 Register Timer B4 Register Timer B5 Register TB3 TB4 TB5 XX16 XX16 XX16 XX16 XX16 Timer B3 Mode Register Timer B4 Mode Register Timer B5 Mode Register External Interrupt Cause Select Register TB3MR TB4MR TB5MR IFSR 00XX 00002 00XX 00002 00XX 00002 0016 X: Indeterminate Blank spaces are reserved. No access is allowed. Rev. 1.21 Jul. 08, 2005 Page 35 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) Address Register 032016 032116 032216 032316 032416 UART3 Special Mode Register 4 032516 032616 032716 032816 032916 032A16 032B16 032C16 032D16 032E16 032F16 033016 033116 033216 033316 033416 033516 033616 033716 033816 033916 033A16 033B16 033C16 033D16 033E16 033F16 034016 034116 034216 034316 034416 034516 034616 034716 034816 034916 034A16 034B16 034C16 034D16 034E16 034F16 UART3 Special Mode Register 3 UART3 Special Mode Register 2 UART3 Special Mode Register UART3 Transmit/Receive Mode Register UART3 Bit Rate Register UART3 Transmit Buffer Register UART3 Transmit/Receive Control Register 0 UART3 Transmit/Receive Control Register 1 UART3 Receive Buffer Register Symbol Value after RESET U3SMR4 U3SMR3 U3SMR2 U3SMR U3MR U3BRG U3TB U3C0 U3C1 U3RB 0016 0016 0016 0016 0016 XX16 XX16 XX16 0000 10002 0000 00102 XX16 XX16 UART2 Special Mode Register 4 UART2 Special Mode Register 3 UART2 Special Mode Register 2 UART2 Special Mode Register UART2 Transmit/Receive Mode Register UART2 Bit Rate Register UART2 Transmit Buffer Register UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register Count Start Flag Clock Prescaler Reset Flag One-Shot Start Flag Trigger Select Register Up/Down Flag U2SMR4 U2SMR3 U2SMR2 U2SMR U2MR U2BRG U2TB U2C0 U2C1 U2RB TABSR CPSRF ONSF TRGSR UDF 0016 0016 0016 0016 0016 XX16 XX16 XX16 0000 10002 0000 00102 XX16 XX16 0016 0XXX XXXX2 0016 0016 0016 XX16 Timer A0 Register Timer A1 Register Timer A2 Register Timer A3 Register Timer A4 Register TA0 TA1 TA2 TA3 TA4 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 X: Indeterminate Blank spaces are reserved. No access is allowed. Rev. 1.21 Jul. 08, 2005 Page 36 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) Address Register 035016 Timer B0 Register 035116 035216 Timer B1 Register 035316 035416 Timer B2 Register 035516 035616 Timer A0 Mode Register 035716 Timer A1 Mode Register 035816 Timer A2 Mode Register 035916 Timer A3 Mode Register 035A16 Timer A4 Mode Register 035B16 Timer B0 Mode Register 035C16 Timer B1 Mode Register 035D16 Timer B2 Mode Register 035E16 Timer B2 Special Mode Register 035F16 Count Source Prescaler Register(1) 036016 036116 036216 036316 036416 UART0 Special Mode Register 4 036516 UART0 Special Mode Register 3 036616 UART0 Special Mode Register 2 036716 UART0 Special Mode Register 036816 UART0 Transmit/Receive Mode Register 036916 UART0 Bit Rate Register 036A16 UART0 Transmit Buffer Register 036B16 036C16 UART0 Transmit/Receive Control Register 0 036D16 UART0 Transmit/Receive Control Register 1 036E16 UART0 Receive Buffer Register 036F16 037016 037116 037216 037316 037416 037516 037616 037716 037816 DMA0 Request Source Select Register 037916 DMA1 Request Source Select Register 037A16 DMA2 Request Source Select Register 037B16 DMA3 Request Source Select Register 037C16 CRC Data Register 037D16 037E16 CRC Input Register 037F16 Symbol TB0 TB1 TB2 TA0MR TA1MR TA2MR TA3MR TA4MR TB0MR TB1MR TB2MR TB2SC TCSPR Value after RESET XX16 XX16 XX16 XX16 XX16 XX16 0016 0016 0016 0016 0016 00XX 00002 00XX 00002 00XX 00002 XXXX XXX02 0XXX 00002 U0SMR4 U0SMR3 U0SMR2 U0SMR U0MR U0BRG U0TB U0C0 U0C1 U0RB 0016 0016 0016 0016 0016 XX16 XX16 XX16 0000 10002 0000 00102 XX16 XX16 DM0SL DM1SL DM2SL DM3SL CRCD CRCIN 0X00 00002 0X00 00002 0X00 00002 0X00 00002 XX16 XX16 XX16 X: Indeterminate Blank spaces are reserved. No access is allowed. NOTES: 1. The TCSPR register maintains values set before reset, even after software reset or watchdog timer reset has been performed. Rev. 1.21 Jul. 08, 2005 Page 37 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) Address 038016 038116 038216 038316 038416 038516 038616 038716 038816 038916 038A16 038B16 038C16 038D16 038E16 038F16 039016 039116 039216 039316 039416 039516 039616 039716 039816 039916 039A16 039B16 039C16 039D16 039E16 039F16 Register A/D0 Register 0 A/D0 Register 1 A/D0 Register 2 A/D0 Register 3 A/D0 Register 4 A/D0 Register 5 A/D0 Register 6 A/D0 Register 7 Symbol AD00 AD01 AD02 AD03 AD04 AD05 AD06 AD07 Value after RESET XXXX XXXX2 0000 00002 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 A/D0 Control Register 4 A/D0 Control Register 2 A/D0 Control Register 3 A/D0 Control Register 0 A/D0 Control Register 1 D/A Register 0 D/A Register 1 D/A Control Register AD0CON4 AD0CON2 AD0CON3 AD0CON0 AD0CON1 DA0 DA1 DACON XXXX 00XX2 XX0X X0002 XXXX X0002 0016 0016 XX16 XX16 XXXX XX002 X: Indeterminate Blank spaces are reserved. No access is allowed. Rev. 1.21 Jul. 08, 2005 Page 38 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) <144-pin Package> Address 03A016 03A116 03A216 03A316 03A416 03A516 03A616 03A716 03A816 03A916 03AA16 03AB16 03AC16 03AD16 03AE16 03AF16 03B016 03B116 03B216 03B316 03B416 03B516 03B616 03B716 03B816 03B916 03BA16 03BB16 03BC16 03BD16 03BE16 03BF16 03C016 03C116 03C216 03C316 03C416 03C516 03C616 03C716 03C816 03C916 03CA16 03CB16 03CC16 03CD16 03CE16 03CF16 Register Function Select Register A8 Function Select Register A9 Symbol PS8 PS9 Value after RESET X000 00002 0016 Function Select Register D1 PSD1 X0XX XX002 Function Select Register C2 Function Select Register C3 Function Select Register C Function Select Register A0 Function Select Register A1 Function Select Register B0 Function Select Register B1 Function Select Register A2 Function Select Register A3 Function Select Register B2 Function Select Register B3 Function Select Register A5 PSC2 PSC3 PSC PS0 PS1 PSL0 PSL1 PS2 PS3 PSL2 PSL3 PS5 XXXX X00X2 X0XX XXXX2 00X0 00002 0016 0016 0016 0016 00X0 00002 0016 00X0 00002 0016 XXX0 00002 Port P6 Register Port P7 Register Port P6 Direction Register Port P7 Direction Register Port P8 Register Port P9 Register Port P8 Direction Register Port P9 Direction Register Port P10 Register Port P11 Register Port P10 Direction Register Port P11 Direction Register Port P12 Register Port P13 Register Port P12 Direction Register Port P13 Direction Register P6 P7 PD6 PD7 P8 P9 PD8 PD9 P10 P11 PD10 PD11 P12 P13 PD12 PD13 XX16 XX16 0016 0016 XX16 XX16 00X0 00002 0016 XX16 XX16 0016 XXX0 00002 XX16 XX16 0016 0016 X: Indeterminate Blank spaces are reserved. No access is allowed. Rev. 1.21 Jul. 08, 2005 Page 39 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) <144-pin Package> Address 03D016 03D116 03D216 03D316 03D416 03D516 03D616 03D716 03D816 03D916 03DA16 03DB16 03DC16 03DD16 03DE16 03DF16 03E016 03E116 03E216 03E316 03E416 03E516 03E616 03E716 03E816 03E916 03EA16 03EB16 03EC16 03ED16 03EE16 03EF16 03F016 03F116 03F216 03F316 03F416 03F516 03F616 03F716 03F816 03F916 03FA16 03FB16 03FC16 03FD16 03FE16 03FF16 Register Port P14 Register Port P15 Register Port P14 Direction Register Port P15 Direction Register Symbol P14 P15 PD14 PD15 Value after RESET XX16 XX16 X000 00002 0016 Pull-Up Control Register 2 Pull-Up Control Register 3 Pull-Up Control Register 4 PUR2 PUR3 PUR4 0016 0016 XXXX 00002 Port P0 Register Port P1 Register Port P0 Direction Register Port P1 Direction Register Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register P0 P1 PD0 PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 XX16 XX16 0016 0016 XX16 XX16 0016 0016 XX16 XX16 0016 0016 Pull-Up Control Register 0 Pull-Up Control Register 1 PUR0 PUR1 0016 XXXX 00002 Port Control Register PCR XXXX XXX02 X: Indeterminate Blank spaces are reserved. No access is allowed. Rev. 1.21 Jul. 08, 2005 Page 40 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) <100-pin Package> Address 03A016 03A116 03A216 03A316 03A416 03A516 03A616 03A716 03A816 03A916 03AA16 03AB16 03AC16 03AD16 03AE16 03AF16 03B016 03B116 03B216 03B316 03B416 03B516 03B616 03B716 03B816 03B916 03BA16 03BB16 03BC16 03BD16 03BE16 03BF16 03C016 03C116 03C216 03C316 03C416 03C516 03C616 03C716 03C816 03C916 03CA16 03CB16 03CC16 03CD16 03CE16 03CF16 Register Symbol Value after RESET Function Select Register D1 PSD1 X0XX XX002 Function Select Register C2 Function Select Register C3 Function Select Register C Function Select Register A0 Function Select Register A1 Function Select Register B0 Function Select Register B1 Function Select Register A2 Function Select Register A3 Function Select Register B2 Function Select Register B3 PSC2 PSC3 PSC PS0 PS1 PSL0 PSL1 PS2 PS3 PSL2 PSL3 XXXX X00X2 X0XX XXXX2 00X0 00002 0016 0016 0016 0016 00X0 00002 0016 00X0 00002 0016 Port P6 Register Port P7 Register Port P6 Direction Register Port P7 Direction Register Port P8 Register Port P9 Register Port P8 Direction Register Port P9 Direction Register Port P10 Register Port P10 Direction Register Set default value to "FF16" P6 P7 PD6 PD7 P8 P9 PD8 PD9 P10 PD10 XX16 XX16 0016 0016 XX16 XX16 00X0 00002 0016 XX16 0016 Set default value to "FF16" Set default value to "FF16" X: Indeterminate Blank spaces are reserved. No access is allowed. Rev. 1.21 Jul. 08, 2005 Page 41 of 85 M32C/84 Group (M32C/84, M32C/84T) 4. Special Function Registers (SFR) <100-pin Package> Address 03D016 03D116 03D216 03D316 03D416 03D516 03D616 03D716 03D816 03D916 03DA16 03DB16 03DC16 03DD16 03DE16 03DF16 03E016 03E116 03E216 03E316 03E416 03E516 03E616 03E716 03E816 03E916 03EA16 03EB16 03EC16 03ED16 03EE16 03EF16 03F016 03F116 03F216 03F316 03F416 03F516 03F616 03F716 03F816 03F916 03FA16 03FB16 03FC16 03FD16 03FE16 03FF16 Register Symbol Value after RESET Set default value to "FF16" Set default value to "FF16" Pull-Up Control Register 2 Pull-Up Control Register 3 Set default value to "0016" PUR2 PUR3 0016 0016 Port P0 Register Port P1 Register Port P0 Direction Register Port P1 Direction Register Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register P0 P1 PD0 PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 XX16 XX16 0016 0016 XX16 XX16 0016 0016 XX16 XX16 0016 0016 Pull-up Control Register 0 Pull-up Control Register 1 PUR0 PUR1 0016 XXXX 00002 Port Control Register PCR XXXX XXX02 X: Indeterminate Blank spaces are reserved. No access is allowed. Rev. 1.21 Jul. 08, 2005 Page 42 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) 5. Electrical Characteristics 5.1 Electrical Characteristics (M32C/84) Table 5.1 Absolute Maximum Ratings Symbol VCC1, VCC2 VCC2 AVCC VI Supply Voltage Supply Voltage Analog Supply Voltage Input Voltage RESET, CNVSS, BYTE, P60-P67, P72-P77, P80-P87, P90-P97, P100-P107, P140-P146, P150-P157(1), VREF, XIN P00-P07, P10-P17, P20-P27, P30-P37, P40P47, P50-P57, P110-P114, P120-P127, P130P137(1) P70, P71 VO Output Voltage P60-P67, P72-P77, P80-P84, P86, P87, P90P97, P100-P107, P140-P146, P150-P157(1), XOUT P00-P07, P10-P17, P20-P27, P30-P37, P40P47, P50-P57, P110-P114, P120-P127, P130P137(1) P70, P71 Pd Power Dissipation Operating Ambient Temperature during CPU operation during flash memory program and erase operation Topr=25 C -0.3 to 6.0 500 -20 to 85/ -40 to 85(2) 0 to 60 -65 to 150 C mW -0.3 to VCC2+0.3 -0.3 to 6.0 -0.3 to VCC1+0.3 V Parameter Condition VCC1=AVCC VCC1=AVCC Value -0.3 to 6.0 -0.3 to VCC1 -0.3 to 6.0 -0.3 to VCC1+0.3 Unit V V V V -0.3 to VCC2+0.3 Topr C Tstg Storage Temperature NOTES: 1. P11 to P15 are provided in the 144-pin package only. 2. Contact Renesas Technology Sales Co., Ltd, if temperature range of -40 to 85 C is required. Rev. 1.21 Jul. 08, 2005 Page 43 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) Table 5.2 Recommended Operating Conditions (VCC1= VCC2=3.0V to 5.5V at Topr=- 20 to 85oC unless otherwise specified) Symbol VCC1, VCC2 AVCC VSS AVSS VIH Supply Voltage (VCC1 VCC2) Analog Supply Voltage Supply Voltage Analog Supply Voltage Input High ("H") Voltage P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120P127, P130-P137(4) P60-P67, P72-P77, P80-P87(3), P90-P97, P100-P107, P140P146, P150-P157(4), XIN, RESET, CNVSS, BYTE P70, P71 P00-P07, P10-P17 (in single-chip mode) P00-P07, P10-P17 (in memory expansion mode and microprocesor mode) P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120P127, P130-P137(4) P60-P67, P70-P77, P80-P87(3), P90-P97, P100-P107, P140P146, P150-P157(4), XIN, RESET, CNVSS, BYTE P00-P07, P10-P17 (in single-chip mode) 0.8VCC2 0.8VCC1 0.8VCC1 0.8VCC2 0.5VCC2 0 0 0 0 Parameter Standard Min. 3.0 Typ. 5.0 VCC1 0 0 VCC2 VCC1 6.0 VCC2 VCC2 0.2VCC2 0.2VCC1 0.2VCC2 0.16VCC2 -10.0 mA V Max. 5.5 Unit V V V V V VIL Input Low ("L") Voltage IOH(peak) IOH(avg) IOL(peak) IOL(avg) P00-P07, P10-P17 (in memory expansion mode and microprocesor mode) Peak Output P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60High ("H") P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110Current(2) P114, P120-P127, P130-P137, P140-P146, P150-P157(4) Average Output P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60High ("H") P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110Current(1) P114, P120-P127, P130-P137, P140-P146, P150-P157(4) Peak Output Low P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60("L") Current(2) P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110P114, P120-P127, P130-P137, P140-P146, P150-P157(4) Average Output P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60Low ("L") P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110Current(1) P114, P120-P127, P130-P137, P140-P146, P150-P157(4) -5.0 mA 10.0 mA 5.0 mA NOTES: 1. Typical values when average output current is 100ms. 2. Total IOL(peak) for P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be 80mA or less. Total IOL(peak) for P3, P4, P5, P6, P7, P80 to P84, P12 and P13 must be 80mA or less. Total IOH(peak) for P0, P1, P2, and P11 must be -40mA or less. Total IOH(peak) for P86, P87, P9, P10, P14 and P15 must be -40mA or less. Total IOH(peak) for P3, P4, P5, P12 and P13 must be -40mA or less. Total IOH(peak) for P6, P7, and P80 to P84 must be -40mA or less. 3. VIH and VIL reference for P87 applies when P87 is used as a programmable input port. It does not apply when P87 is used as XCIN. 4. P11 to P15 are provided in the 144-pin package only. Rev. 1.21 Jul. 08, 2005 Page 44 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) Table 5.2 Recommended Operating Conditions (Continued) (VCC1=VCC2=3.0V to 5.5V at Topr=-20 to 85oC unless otherwise specified) Symbol f(BCLK) CPU Clock Frequency Parameter VCC1=4.2 to 5.5V VCC1=3.0 to 5.5V f(XIN) Main Clock Input Frequency VCC1=4.2 to 5.5V VCC1=3.0 to 5.5V f(XCIN) f(Ring) f(PLL) Sub Clock Frequency On-chip Oscillator Frequency (VCC1=VCC2=5.0V, Topr=25 C) PLL Clock Frequency VCC1=4.2 to 5.5V VCC1=3.0 to 5.5V tSU(PLL) Wait Time to Stabilize PLL Frequency Synthesizer VCC1=5.0V VCC1=3.3V 0.5 10 10 Standard Min. 0 0 0 0 32.768 1 Typ. Max. 32 24 32 24 50 2 32 24 5 10 Unit MHz MHz MHz MHz kHz MHz MHz MHz ms ms Rev. 1.21 Jul. 08, 2005 Page 45 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=5V Table 5.3 Electrical Characteristics (VCC1=VCC2=4.2 to 5.5V, VSS=0V at Topr= -20 to 85oC, f(BCLK)=32MHZ unless otherwise specified) Symbol VOH Output High ("H") Voltage Parameter Condition Standard Min. VCC2-2.0 VCC1-2.0 VCC2-0.3 VCC1-0.3 3.0 2.5 1.6 2.0 V Typ. Max. VCC2 VCC1 VCC2 VCC1 VCC1 V V V Unit V P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, IOH=-5mA P50-P57, P110-P114, P120-P127, P130-P137 P60-P67, P72-P77, P80-P84, P86, P87, P90IOH=-5mA P97, P100-P107, P140-P146, P150-P157(1) P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, IOH=-200A P50-P57, P110-P114, P120-P127, P130-P137 P60-P67, P72-P77, P80-P84, P86, P87, P90P97, P100-P107,P140-P146, P150-P157(1) XOUT XCOUT High Power Low Power IOH=-200A IOH=-1mA No load applied No load applied VOL Output Low ("L") Voltage P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, IOL=5mA P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120P127, P130-P137, P140-P146, P150-P157(1) P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, IOL=200A P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120P127, P130-P137, P140-P146, P150-P157(1) XOUT XCOUT High Power Low Power IOL=1mA No load applied No load applied 0.2 0 0 0.45 V 2.0 V V VT+-VT- Hysteresis HOLD, RDY, TA0IN-TA4IN, TB0IN-TB5IN, INT0-INT5, ADTRG, CTS0-CTS4, CLK0-CLK4, TA0OUT-TA4OUT, NMI, KI0-KI3, RxD0-RxD4, SCL0-SCL4, SDA0-SDA4 RESET P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, VI=5V P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130P137, P140-P146, P150-P157(1), XIN, RESET, 1.0 V 0.2 IIH Input High ("H") Current 1.8 5.0 V A IIL Input Low ("L") Current CNVSS, BYTE P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, VI=0V P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130P137, P140-P146, P150-P157(1), XIN, RESET, CNVSS, BYTE P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, VI=0V Flash Memory P50-P57, P60-P67, P72-P77, P80-P84, P86, Masked P87, P90-P97, P100-P107, P110-P114, P120ROM P127, P130-P137, P140-P146, P150-P157(1) -5.0 A RPULLUP Pull-up Resistance 30 20 50 40 1.5 10 167 167 k RfXIN Feedback Resistance XIN Feedback Resistance XCIN RfXCIN RAM Standby Voltage In stop mode VRAM NOTES: 1. P11 to P15 are provided in the 144-pin package only. 2.0 M M V Rev. 1.21 Jul. 08, 2005 Page 46 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=5V Table 5.3 Electrical Characteristics (Continued) (VCC1=VCC2=4.2 to 5.5V, VSS=0V at Topr= -20 to 85oC, f(BCLK)=32MHZ unless otherwise specified) Symbol ICC Parameter Power Supply Current In single-chip mode, output pins are left open and other pins are connected to VSS. Measurement Condition f(BCLK)=32 MHz, Square wave, No division f(BCLK)=32 kHz, In low-power consumption mode, Program running on ROM Standard Min. Typ. 28 430 25 25 A Unit Max. 45 mA A Flash Memory Masked ROM f(BCLK)=32 kHz, In low-power consumption mode, Program running on RAM(1) f(BCLK)=32 kHz, In wait mode, Topr=25 C While clock stops, Topr=25 C While clock stops, Topr=85 C NOTES: 1. Value is obtained when setting the FMSTP bit in the FMR0 register to "1" (flash memory stopped). 10 0.8 5 50 A A A Rev. 1.21 Jul. 08, 2005 Page 47 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=5V Table 5.4 A/D Conversion Characteristics (VCC1=VCC2=AVCC=VREF=4.2 to 5.5V, Vss= AVSS = 0V at Topr=-20 to 85oC, f(BCLK) = 32MHZ unless otherwise specified) Symbol Resolution Parameter VREF=VCC1 AN0 to AN7, AN00 to AN07, AN20 to AN27, AN150 to AN157, ANEX0, ANEX1 External op-amp connection mode DNL RLADDER tCONV tCONV tSAMP VREF VIA Differential Nonlinearity Error Offset Error Gain Error Resistor Ladder 10-bit Conversion Time(1, 2) 8-bit Conversion Sampling Time(1) Time(1, 2) VREF=VCC1 8 2.06 1.75 0.188 2 0 VCC1 VREF Measurement Condition Standard Min. Typ. Max. 10 Bits LSB 3 LSB 7 1 3 3 40 LSB LSB LSB LSB LSB k s s s V V Unit INL Integral Nonlinearity Error VREF=VCC1=VCC2=5V Reference Voltage Analog Input Voltage NOTES: 1. Divide f(XIN), if exceeding 16 MHz, to keep AD frequency at 16 MHz or less. 2. With using the sample and hold function. Table 5.5 D/A Conversion Characteristics (VCC1=VCC2=VREF=4.2 to 5.5V, VSS=AVSS=0V at Topr=-20 to 85oC, f(BCLK) = 32MHZ unless otherwise specified) Symbol t SU RO IVREF Resolution Absolute Accuracy Setup Time Output Resistance Reference Power Supply Input Current (Note 1) 4 10 Parameter Measurement Condition Min. Standard Typ. Max. 8 1.0 3 20 1.5 Bits % s k mA Unit NOTES: 1. Measurement when using one D/A converter. The DAi register (i=0, 1) of the D/A converter, not being used, is set to "0016". The resistor ladder in the A/D converter is excluded. IVREF flows even if the VCUT bit in the AD0CON1 register is set to "0" (no VREF connection). Rev. 1.21 Jul. 08, 2005 Page 48 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=5V Table 5.6 Flash Memory Version Electrical Characteristics (VCC1=4.5 to 5.5V, 3.3 to 3.6V at Topr=0 to 60oC unless otherwise specified) Symbol Parameter Program and Erase Endurance(2) Word Program Time (VCC1=5.0V, Topr=25 C) Lock Bit Program Time Block Erase Time (VCC1=5.0V, Topr=25 C) 4-Kbyte Block 8-Kbyte Block 32-Kbyte Block 64-Kbyte Block Standard Min. 100 Typ. 25 25 0.3 0.3 0.5 0.8 Max. 200 200 4 4 4 4 4xn 15 Unit cycles s s s s s s s s tPS 10 years NOTES: 1. n denotes the number of block to be erased. 2. Number of program-erase cycles per block. If Program and Erase Endurance is n cycle (n=100), each block can be erased and programmed n cycles. For example, if a 4-Kbyte block A is erased after programming a word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data can not be programmed to the same address more than once without erasing the block. (rewrite prohibited). All-Unlocked-Block Erase Time(1) Wait Time to Stabilize Flash Memory Circuit Data Hold Time (Topr=-40 to 85 C) Rev. 1.21 Jul. 08, 2005 Page 49 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=5V Table 5.7 Voltage Detection Circuit Electrical Characteristics (VCC1=VCC2=3.0 to 5.5V, Vss=0V at Topr=25oC unless otherwise specified) Symbol Vdet4 Vdet3 Vdet3s Vdet3r Parameter Low Voltage Detection Voltage(1) Reset Space Detection Voltage(1) Voltage(2) Low Voltage Reset Hold Voltage Low Voltage Reset Release VCC1=3.0 to 5.5V 2.0 3.1 Measurement Condition Min. Standard Typ. 3.8 3.0 Max. V V V V Unit NOTES: 1. Vdet4 >Vdet3 2. Vdet3r >Vdet3 is not guaranteed. Table 5.8 Power Supply Timing Symbol td(P-R) td(S-R) td(E-A) Parameter Wait Time to Stabilize Internal Supply Voltage when Power-on Wait Time to Release Brown-out. Detection Reset Start-up Time for Low Voltage Detection Circuit Operation Measurement Condition Min. VCC1=3.0 to 5.5V VCC1=Vdet3r to 5.5V VCC1=3.0 to 5.5V 6(1) Standard Typ. Max. 2 20 20 ms ms s Unit NOTES: 1. VCC1=5V td(P-R) Wait Time to Stabilize Internal Supply Voltage when Power-on Recommanded Operating Voltage VCC1 td(P-R) CPU Clock td(S-R) Wait Time to Release Brown-out Detection Reset (Hardware Reset 2) VCC1 CPU Clock Vdet3r td(S-R) td(E-A) Start-up Time for Low Voltage Detection Circuit Operation VC26, VC27 Low Voltage Detection Circuit Stop Operating td(E-A) Figure 5.1 Power Supply Timing Diagram Rev. 1.21 Jul. 08, 2005 Page 50 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=5V Timing Requirements (VCC1=VCC2=4.2 to 5.5V, VSS=0V at Topr=-20 to 85oC unless otherwise specified) Table 5.9 External Clock Input Symbol tc tw(H) tw(L) tr tf Parameter External Clock Input Cycle Time External Clock Input High ("H") Width External Clock Input Low ("L") Width External Clock Rise Time External Clock Fall Time Standard Min. 31.25 13.75 13.75 5 5 Max. Unit ns ns ns ns ns Table 5.10 Memory Expansion Mode and Microprocessor Mode Symbol tac1(RD-DB) tac1(AD-DB) tac2(RD-DB) tac2(AD-DB) tsu(DB-BCLK) tsu(RDY-BCLK) Data Input Access Time (RD standard) Data Input Access Time (AD standard, CS standard) Data Input Access Time (RD standard, when accessing a space with the multiplexrd bus) Data Input Access Time (AD standard, when accessing a space with the multiplexed bus) Data Input Setup Time RDY Input Setup Time 26 26 30 0 0 0 25 Parameter Standard Min. Max. (Note 1) (Note 1) (Note 1) (Note 1) Unit ns ns ns ns ns ns ns ns ns ns ns tsu(HOLD-BCLK) HOLD Input Setup Time th(RD-DB) th(BCLK-RDY) th(BCLK-HOLD) td(BCLK-HLDA) Data Input Hold Time RDY Input Hold Time HOLD Input Hold Time HLDA Output Delay Time NOTES: 1. Values can be obtained from the following equations, according to BCLK frequecncy and external bus cycles. Insert a wait state or lower the operation frequency, f(BCLK), if the calculated value is negative. 10 X m tac1(RD - DB) = f(BCLK) X 2 tac1(AD - DB) = tac2(RD - DB) = tac2(AD - DB) = 10 X n f(BCLK) 109 X m f(BCLK) X 2 9 9 - 35 - 35 - 35 [ns] (if external bus cycle is a + b, m=(bx2)+1) [ns] (if external bus cycle is a + b, n=a+b) [ns] (if external bus cycle is a + b, m=(bx2)-1) [ns] (if external bus cycle is a + b, p={(a+b-1)x2}+1) 109 X p - 35 f(BCLK) X 2 Rev. 1.21 Jul. 08, 2005 Page 51 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=5V Timing Requirements (VCC1=VCC2=4.2 to 5.5V, VSS=0V at Topr=-20 to 85oC unless otherwise specified) Table 5.11 Timer A Input (Count Source Input in Event Counter Mode) Symbol tc(TA) tw(TAH) tw(TAL) TAiIN Input Cycle Time TAiIN Input High ("H") Width TAiIN Input Low ("L") Width Parameter Standard Min. 100 40 40 Max. ns ns ns Unit Table 5.12 Timer A Input (Gate Input in Timer Mode) Standard Symbol tc(TA) tw(TAH) tw(TAL) TAiIN Input Cycle Time TAiIN Input High ("H") Width TAiIN Input Low ("L") Width Parameter Min. 400 200 200 Max. Unit ns ns ns Table 5.13 Timer A Input (External Trigger Input in One-Shot Timer Mode) Standard Symbol tc(TA) tw(TAH) tw(TAL) TAiIN Input Cycle Time TAiIN Input High ("H") Width TAiIN Input Low ("L") Width Parameter Min. 200 100 100 Max. ns ns ns Unit Table 5.14 Timer A Input (External Trigger Input in Pulse Width Modulation Mode) Standard Symbol tw(TAH) tw(TAL) TAiIN Input High ("H") Width TAiIN Input Low ("L") Width Parameter Min. 100 100 Max. ns ns Unit Table 5.15 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode) Standard Symbol tc(UP) tw(UPH) tw(UPL) tsu(UP-TIN) th(TIN-UP) TAiOUT Input Cycle Time TAiOUT Input High ("H") Width TAiOUT Input Low ("L") Width TAiOUT Input Setup Time TAiOUT Input Hold Time Parameter Min. 2000 1000 1000 400 400 Max. ns ns ns ns ns Unit Rev. 1.21 Jul. 08, 2005 Page 52 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=5V Timing Requirements (VCC1 = VCC2 = 4.2 to 5.5V, VSS = 0V at Topr = -20 to 85oC unless otherwise specified) Table 5.16 Timer B Input (Count Source Input in Event Counter Mode) Symbol tc(TB) tw(TBH) tw(TBL) tc(TB) tw(TBH) tw(TBL) Parameter TBiIN Input Cycle Time (counted on one edge) TBiIN Input High ("H") Width (counted on one edge) TBiIN Input Low ("L") Width (counted on one edge) TBiIN Input Cycle Time (counted on both edges) TBiIN Input High ("H") Width (counted on both edges) TBiIN Input Low ("L") Width (counted on both edges) Standard Min. 100 40 40 200 80 80 Max. Unit ns ns ns ns ns ns Table 5.17 Timer B Input (Pulse Period Measurement Mode) Symbol tc(TB) tw(TBH) tw(TBL) TBiIN Input Cycle Time TBiIN Input High ("H") Width TBiIN Input Low ("L") Width Parameter Standard Min. 400 200 200 Max. Unit ns ns ns Table 5.18 Timer B Input (Pulse Width Measurement Mode) Standard Symbol tc(TB) tw(TBH) tw(TBL) TBiIN Input Cycle Time TBiIN Input High ("H") Width TBiIN Input Low ("L") Width Parameter Min. 400 200 200 Max. ns ns ns Unit Table 5.19 A/D Trigger Input Symbol tc(AD) tw(ADL) Parameter ADTRG Input Cycle Time (required for trigger) ADTRG Input Low ("L") Width Standard Min. 1000 125 Max Unit ns ns Table 5.20 Serial I/O Symbol tc(CK) tw(CKH) tw(CKL) td(C-Q) th(C-Q) tsu(D-C) th(C-Q) CLKi Input Cycle Time CLKi Input High ("H") Width CLKi Input Low ("L") Width TxDi Output Delay Time TxDi Hold Time RxDi Input Setup Time RxDi Input Hold Time _______ Parameter Standard Min. 200 100 100 80 0 30 90 Max. Unit ns ns ns ns ns ns ns Table 5.21 External Interrupt INTi Input Symbol tw(INH) tw(INL) INTi Input High ("H") Width INTi Input Low ("L") Width Parameter Standard Min. 250 250 Max. Unit ns ns Rev. 1.21 Jul. 08, 2005 Page 53 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=5V Switching Characteristics (VCC1 = VCC2 = 4.2 to 5.5V, VSS = 0V at Topr = -20 to 85oC unless otherwise specified) Table 5.22 Memory Expansion Mode and Microprocessor Mode (when accessing external memory space) Symbol td(BCLK-AD) th(BCLK-AD) th(RD-AD) th(WR-AD) td(BCLK-CS) th(BCLK-CS) th(RD-CS) th(WR-CS) td(BCLK-RD) th(BCLK-RD) td(BCLK-WR) th(BCLK-WR) td(DB-WR) th(WR-DB) tw(WR) Parameter Address Output Delay Time Address Output Hold Time (BCLK standard) Address Output Hold Time (RD standard)(3) Address Output Hold Time (WR standard)(3) Chip-Select Signal Output Delay Time Chip-Select Signal Output Hold Time (BCLK standard) Chip-Select Signal Output Hold Time (RD standard)(3) Chip-Select Signal Output Hold Time (WR standard)(3) RD Signal Output Delay Time RD Signal Output Hold Time WR Signal Output Delay Time WR Signal Output Hold Time Data Output Delay Time (WR standard) Data Output Hold Time (WR standard)(3) WR Output Width -5 (Note 2) (Note 1) (Note 2) -5 18 -3 0 (Note 1) 18 -3 0 (Note 1) 18 Measurement Condition Standard Min. Max. 18 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Unit See Figure 5.2 NOTES: 1. Values can be obtained from the following equations, according to BCLK frequency. 10 9 th(WR - DB) = - 10 [ns] f(BCLK) X 2 10 9 th(WR - AD) = - 10 [ns] f(BCLK) X 2 th(WR - CS) = 10 9 f(BCLK) X 2 - 10 [ns] 2. Values can be obtained from the following equations, according to BCLK frequency and external bus cycles. tw(WR) = td(DB - WR) = 10 X n f(BCLK) X 2 10 X m f(BCLK) 9 9 - 15 - 20 [ns] [ns] (if external bus cycle is a + b, n=(bx2)-1) (if external bus cycle is a + b, m= b) 3. tc ns is added when recovery cycle is inserted. Rev. 1.21 Jul. 08, 2005 Page 54 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=5V Switching Characteristics (VCC = 4.2 to 5.5V, VSS = 0V at Topr = -20 to 85oC unless otherwise specified) Table 5.23 Memory Expansion Mode and Microprocessor Mode (when accessing an external memory space with the multiplexed bus) Symbol td(BCLK-AD) th(BCLK-AD) th(RD-AD) th(WR-AD) td(BCLK-CS) th(BCLK-CS) th(RD-CS) th(WR-CS) td(BCLK-RD) th(BCLK-RD) td(BCLK-WR) th(BCLK-WR) td(DB-WR) th(WR-DB) td(BCLK-ALE) th(BCLK-ALE) td(AD-ALE) th(ALE-AD) tdz(RD-AD) Parameter Address Output Delay Time Address Output Hold Time (BCLK standard) Address Output Hold Time (RD standard)(5) Address Output Hold Time (WR standard)(5) Chip-Select Signal Output Delay Time Chip-Select Signal Output Hold Time (BCLK standard) Chip-Select Signal Output Hold Time (RD standard)(5) Chip-Select Signal Output Hold Time (WR standard)(5) RD Signal Output Delay Time RD Signal Output Hold Time WR Signal Output Delay Time WR Signal Output Hold Time Data Output Delay Time (WR standard) Data Output Hold Time (WR standard)(5) ALE Signal Output Delay Time (BCLK standard) ALE Signal Output Hold Time (BCLK standard) ALE Signal Output Delay Time (address standard) ALE Signal Output Hold Time (address standard) Address Output Float Start Time -2 (Note 3) (Note 4) 8 -5 (Note 2) (Note 1) 18 -3 (Note 1) (Note 1) -3 (Note 1) (Note 1) 18 Measurement Condition Standard Min. Max. 18 ns ns ns ns ns ns ns ns 18 -5 18 ns ns ns ns ns ns ns ns ns ns ns Unit See Figure 5.2 NOTES: 1. Values can be obtained from the following equations, according to BCLK frequency. th(RD - AD) = th(WR - AD) = th(RD - CS) = th(WR - CS) = th(WR - DB) = 10 9 f(BCLK) X 2 10 9 f(BCLK) X 2 10 9 f(BCLK) X 2 10 9 f(BCLK) X 2 10 9 f(BCLK) X 2 - 10 - 10 - 10 - 10 - 10 [ns] [ns] [ns] [ns] [ns] 2. Values can be obtained from the following equations, according to BCLK frequency and external bus cycle. td(DB - WR) = 10 X m - 25 f(BCLK) X 2 9 [ns] (if external bus cycle is a + b, m= (bx2)-1) 3. Values can be obtained from the following equations, according to BCLK frequency and external bus cycle. td(AD - ALE) = 10 X n f(BCLK) X 2 9 - 20 [ns] (if external bus cycle is a + b, n= a) 4. Values can be obtained from the following equations, according to BCLK frequency and external bus cycle. th(ALE - AD) = 10 X n f(BCLK) X 2 9 - 10 [ns] (if external bus cycle is a + b, n= a) 5. tc ns is added when recovery cycle is inserted. Rev. 1.21 Jul. 08, 2005 Page 55 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=5V P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 NOTES: 1. P11 to P15 are provided in the 144-pin package only. Note 1 30pF Figure 5.2 P0 to P15 Measurement Circuit Rev. 1.21 Jul. 08, 2005 Page 56 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) Vcc1=Vcc2=5V Memory Expansion Mode and Microprocessor Mode (when accessing an external memory space) [ Read Timing ] (1 +1 Bus Cycle) BCLK td(BCLK-CS) 18ns.max(1) tcyc th(BCLK-CS) -3ns.min CSi th(RD-CS) 0ns.min td(BCLK-AD) ADi BHE 18ns.max(1) th(BCLK-AD) -3ns.min td(BCLK-RD) 18ns.max th(RD-AD) 0ns.min RD tac1(RD-DB)(2) tac1(AD-DB)(2) DB Hi-Z th(BCLK-RD) -5ns.min tsu(DB-BCLK) 26ns.min(1) th(RD-DB) 0ns.min NOTES: 1. Values guaranteed only when the microcomputer is used independently. A maximum of 35ns is guaranteed for td(BCLK-AD)+tsu(DB-BCLK). 2. Varies with operation frequency: tac1(RD-DB)=(tcyc/2 x m-35)ns.max (if external bus cycle is a + b, m=(b x 2)+1) tac1(AD-DB)=(tcyc x n-35)ns.max (if external bus cycle is a + b, n=a+b) [ Write timing ] (1 +1 Bus Cycle) BCLK td(BCLK-CS) 18ns.max th(BCLK-CS) -3ns.min CSi tcyc th(WR-CS)(3) th(BCLK-AD) -3ns.min td(BCLK-AD) 18ns.max ADi BHE td(BCLK-WR) WR,WRL, WRH 18ns.max tw(WR)(3) th(WR-AD)(3) th(BCLK-WR) -5ns.min td(DB-WR)(3) DBi th(WR-DB)(3) NOTES: 3. Varies with operation frequency: td(DB-WR)=(tcyc x m-20)ns.min (if external bus cycle is a+b, m=b) th(WR-DB)=(tcyc/2-10)ns.min th(WR-AD)=(tcyc/2-10)ns.min th(WR-CS)=(tcyc/2-10)ns.min tw(WR)=(tcyc/2 x n-15)ns.min (if external bus cycle is a+b , n=(bx2)-1) Measurement Conditions: * VCC1=VCC2=4.2 to 5.5V * Input high and low voltage: VIH=2.5V, VIL=0.8V * Output high and low voltage: VOH=2.0V, VOL=0.8V tcyc= 10 f(BCLK) 9 Figure 5.3 VCC1=VCC2=5V Timing Diagram (1) Rev. 1.21 Jul. 08, 2005 Page 57 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) Memory Expansion Mode and Microprocessor Mode (when accessing an external memory space with the multiplexed bus) [ Read Timing ] (2 +2 Bus Cycle) BCLK Vcc1=Vcc2=5V td(BCLK-ALE) 18ns.max th(BCLK-ALE) -2ns.min ALE td(BCLK-CS) 18ns.max tcyc th(BCLK-CS) -3ns.min CSi th(RD-CS)(1) td(AD-ALE)(1) th(ALE-AD) Address (1) tsu(DB-BCLK) 26ns.min tdz(RD-AD) 8ns.max ADi /DBi Data input Address td(BCLK-AD) ADi BHE 18ns.max tac2(RD-DB)(1) (1) th(RD-DB) 0ns.min th(BCLK-AD) -3ns.min tac2(AD-DB) RD td(BCLK-RD) 18ns.max th(BCLK-RD) -5ns.min th(RD-AD) (1) NOTES: 1. Varies with operation frequency: td(AD-ALE)=(tcyc/2 x n-20)ns.min (if external bus cycle is a + b, n=a) th(ALE-AD)=(tcyc/2 x n-10)ns.min (if external bus cycle is a + b, n=a) th(RD-AD)=(tcyc/2-10)ns.min, th(RD-CS)=(tcyc/2-10)ns.min tac2(RD-DB)=(tcyc/2 x m-35)ns.max (if external bus cycle is a + b, m=(b x 2)-1) tac2(AD-DB)=(tcyc/2 x p-35)ns.max (if external bus cycle is a + b, p={(a+b-1) x 2}+1) [ Write Timing ] (2 +2 Bus Cycle) BCLK td(BCLK-ALE) 18ns.max th(BCLK-ALE) -2ns.min ALE td(BCLK-CS) 18ns.max tcyc th(WR-CS) (2) th(BCLK-CS) -3ns.min CSi td(AD-ALE) ADi /DBi (2) th(ALE-AD) Address (2) Data output Address td(BCLK-AD) ADi BHE 18ns.max td(DB-WR) (2) th(WR-DB) (2) th(BCLK-AD) -3ns.min td(BCLK-WR) WR,WRL, WRH NOTES: 2. Varies with operation frequency: td(AD-ALE)=(tcyc/2 x n - 20)ns.min (if external bus cycle is a + b, n=a) th(ALE-AD)=(tcyc/2 x n -10)ns.min (if external bus cycle is a + b, n=a) th(WR-AD)=(tcyc/2-10)ns.min, th(WR-CS)=(tcyc/2-10)ns.min, th(WR-DB)=(tcyc/2-10)ns.min td(DB-WR)=(tcyc/2 x m-25)ns.min (if external bus cycle is a + b, m=(b x 2)-1) 18ns.max th(BCLK-WR) -5ns.min th(WR-AD) (2) Measurement Conditions: * VCC1=VCC2=4.2 to 5.5V * Input high and low voltage: VIH=2.5V, VIL=0.8V * Output high and low voltage: VOH=2.0V, VOL=0.8V 9 tcyc= 10 f(BCLK) Figure 5.4 VCC1=VCC2=5V Timing Diagram (2) Rev. 1.21 Jul. 08, 2005 Page 58 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) tc(TA) tw(TAH) TAiIN Input tw(TAL) tc(UP) tw(UPH) TAiOUT Input tw(UPL) TAiOUT Input (Counter increment/ decrement input) In event counter mode TAiIN Input (When counting on the falling edge) Vcc1=Vcc2=5V th(TIN-UP) tsu(UP-TIN) TAiIN Input (When counting on the rising edge) tc(TB) tg(TBH) TBiIN Input tw(TBL) tc(AD) tw(ADL) ADTRG Input tc(CK) tw(CKH) CLKi tw(CKL) TxDi td(C-Q) RxDi tw(INL) INTi Input tw(INH) tsu(D-C) th(C-D) th(C-Q) NMI input 2 CPU clock cycles + 300ns or more ("L" width) 2 CPU clock cycles + 300ns or more Figure 5.5 VCC1=VCC2=5V Timing Diagram (3) Rev. 1.21 Jul. 08, 2005 Page 59 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) Vcc1=Vcc2=5V Memory Expansion Mode and Microprocessor Mode BCLK RD (Separate bus) WR, WRL, WRH (Separate bus) RD (Multiplexed bus) WR, WRL, WRH (Multiplexed bus) RDY input tsu(RDY-BCLK) th(BCLK-RDY) BCLK tsu(HOLD-BCLK) HOLD Input th(BCLK-HOLD) HLDA Output P0, P1, P2, P3, P4, P50 to P52 td(BCLK-HLDA) Hi-Z td(BCLK-HLDA) Measurement Conditions * VCC1=VCC2=4.2 to 5.5V * Input high and low voltage: VIH=4.0V, VIL=1.0V * Output high and low voltage: VOH=2.5V, VOL=2.5V Figure 5.6 VCC1=VCC2=5V Timing Diagram (4) Rev. 1.21 Jul. 08, 2005 Page 60 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=3.3V Table 5.24 Electrical Characteristics (VCC1=VCC2=3.0 to 3.6V, VSS=0V at Topr = -20 to 85oC, f(BCLK)=24MHZ unless otherwise specified) Symbol VOH Output High ("H") Voltage Parameter Condition Standard Min. Typ. VCC2-0.6 VCC1-0.6 2.7 2.5 1.6 0.5 Max. VCC2 VCC1 VCC1 Unit V V V V V V P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, IOH=-1mA P50-P57, P110-P114, P120-P127, P130-P137 P60-P67, P72-P77, P80-P84, P86, P87, P90P97, P100-P107, P140-P146, P150-P157(1) XOUT IOH=-0.1mA XCOUT High Power Low Power No load applied No load applied IOL=1mA VOL Output Low ("L") Voltage P00-P07, P10-P17, P20-P27, P30-P37, P40P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150P157(1) XOUT XCOUT High Power Low Power IOL=0.1mA No load applied No load applied 0.2 0 0 0.5 V V V VT+-VT- Hysteresis HOLD, RDY, TA0IN-TA4IN, TB0IN-TB5IN, INT0-INT5, ADTRG, CTS0-CTS4, CLK0CLK4, TA0OUT-TA4OUT, NMI, KI0-KI3, RxD0RxD4, SCL0-SCL4, SDA0-SDA4 RESET P00-P07, P10-P17, P20-P27, P30-P37, P40VI=3V P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157(1), XIN, RESET, CNVSS, BYTE P00-P07, P10-P17, P20-P27, P30-P37, P40VI=0V P47, P50-P57, P60-P67, P70-P77, P80-P87, 1.0 V 0.2 IIH Input High ("H") Current 1.8 4.0 V A IIL Input Low ("L") Current -4.0 A RPULLUP RfXIN RfXCIN VRAM ICC P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157(1), XIN, RESET, CNVSS, BYTE Pull-up Resistance P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, VI=0V Flash Memory P50-P57, P60-P67, P72-P77, P80-P84, P86, Masked P87, P90-P97, P100-P107, P110-P114, P120ROM P127, P130-P137, P140-P146, P150-P157(1) Feedback Resistance XIN Feedback Resistance XCIN RAM Standby Voltage in stop mode Power Supply Measurement condition: f(BCLK)=24 MHz, Square wave, No Current In single-chip mode, division output pins are left open f(BCLK)=32 kHz, In wait mode, and other pins are Topr=25 C connected to VSS. While clock stops, Topr=25 C While clock stops, Topr=85 C 66 40 120 70 3.0 20.0 500 500 k k M M V mA A 2.0 22 10 0.8 5 50 35 A A NOTES: 1. P11 to P15 are provided in the 144-pin package only. Rev. 1.21 Jul. 08, 2005 Page 61 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=3.3V Table 5.25 A/D Conversion Characteristics (VCC1=VCC2=AVCC=VREF= 3.0 to 3.6V, VSS=AVSS=0V at Topr = -20 to 85oC, f(BCLK) = 24MHZ unless otherwise specified) Symbol INL DNL RLADDER tCONV VREF VIA Resolution Integral Nonlinearity Error Differential Nonlinearity Error Offset Error Gain Error Resistor Ladder 8-bit Conversion Time(1, 2) No S&H (8-bit) No S&H (8-bit) No S&H (8-bit) No S&H (8-bit) VREF=VCC1 8 6.1 3 0 VCC1 VREF Parameter Measurement Condition VREF=VCC1 VCC1=VCC2=VREF=3.3V Standard Min. Typ. Max. 10 2 1 2 2 40 Bits LSB LSB LSB LSB k s V V Unit Reference Voltage Analog Input Voltage S&H: Sample and Hold NOTES: 1. Divide f(XIN), if exceeding 10 MHz, to keep AD frequency at 10 MHz or less. 2. S&H not available. Table 5.26 D/A Conversion Characteristics (VCC1=VCC2=VREF=3.0 to 3.6V, VSS=AVSS=0V at Topr = -20 to 85oC, f(BCLK) = 24MHZ unless otherwise specified) Symbol tSU RO IVREF Resolution Absolute Accuracy Setup Time Output Resistance Reference Power Supply Input Current (Note 1) 4 10 Parameter Measurement Condition Standard Min. Typ. Max. 8 1.0 3 20 1.0 Bits % s k mA Unit NOTES: 1. Measurement results when using one D/A converter. The DAi register (i=0, 1) of the D/A converter, not being used, is set to "0016". The resistor ladder in the A/D converter is excluded. IVREF flows even if the VCUT bit in the AD0CON1 register is set to "0" (no VREF connection). Rev. 1.21 Jul. 08, 2005 Page 62 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=3.3V Timing Requirements (VCC1=VCC2= 3.0 to 3.6V, VSS = 0V at Topr = -20 to 85oC unless otherwise specified) Table 5.27 External Clock Input Symbol tc tw(H) tw(L) tr tf External Clock Input Cycle Time External Clock Input High ("H") Width External Clock Input Low ("L") Width External Clock Rise Time External Clock Fall Time Parameter Standard Min. 41 18 18 5 5 Max. Unit ns ns ns ns ns Table 5.28 Memory Expansion Mode and Microprocessor Mode Symbol tac1(RD-DB) tac1(AD-DB) tac2(RD-DB) tac2(AD-DB) tsu(DB-BCLK) tsu(RDY-BCLK) th(RD-DB) th(BCLK-RDY) th(BCLK-HOLD) td(BCLK-HLDA) Data Input Access Time (RD standard) Data Input Access Time (AD standard, CS standard) Data Input Access Time (RD standard, when accessing a space with the multiplexed bus) Data Input Access Time (AD standard, when accessing a space with the multiplexed bus) Data Input Setup Time RDY Input Setup Time Data Input Hold Time RDY Input Hold Time HOLD Input Hold Time HLDA Output Delay Time 30 40 60 0 0 0 25 Parameter Standard Min. Max. (Note 1) (Note 1) (Note 1) (Note 1) Unit ns ns ns ns ns ns ns ns ns ns ns tsu(HOLD-BCLK) HOLD Input Setup Time NOTES: 1. Values can be obtained from the following equations, according to BCLK frequecncy and external bus cycles. Insert a wait state or lower the operation frequency, f(BCLK), if the calculated value is negative. 10 X m tac1(RD - DB) = f(BCLK) X 2 tac1(AD - DB) = tac2(RD - DB) = tac2(AD - DB) = 109 X n f(BCLK) 10 X m f(BCLK) X 2 9 9 - 35 - 35 - 35 [ns] (if external bus cycle is a + b, m=(bx2)+1) [ns] (if external bus cycle is a + b, n=a+b) [ns] (if external bus cycle is a + b, m=(bx2)-1) [ns] (if external bus cycle is a + b, p={(a+b-1)x2}+1) 109 X p - 35 f(BCLK) X 2 Rev. 1.21 Jul. 08, 2005 Page 63 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=3.3V Timing Requirements (VCC1=VCC2= 3.0 to 3.6V, VSS= 0V at Topr = -20 to 85oC unless otherwise specified) Table 5.29 Timer A Input (Count Source Input in Event Counter Mode) Symbol tc(TA) tw(TAH) tw(TAL) TAiIN Input Cycle Time TAiIN Input High ("H") Width TAiIN Input Low ("L") Width Parameter Standard Min. 100 40 40 Max. ns ns ns Unit Table 5.30 Timer A Input (Gate Input in Timer Mode) Standard Symbol tc(TA) tw(TAH) tw(TAL) TAiIN Input Cycle Time TAiIN Input High ("H") Width TAiIN Input Low ("L") Width Parameter Min. 400 200 200 Max. Unit ns ns ns Table 5.31 Timer A Input (External Trigger Input in One-Shot Timer Mode) Standard Symbol tc(TA) tw(TAH) tw(TAL) TAiIN Input Cycle Time TAiIN Input High ("H") Width TAiIN Input Low ("L") Width Parameter Min. 200 100 100 Max. ns ns ns Unit Table 5.32 Timer A Input (External Trigger Input in Pulse Width Modulation Mode) Standard Symbol tw(TAH) tw(TAL) TAiIN Input High ("H") Width TAiIN Input Low ("L") Width Parameter Min. 100 100 Max. ns ns Unit Table 5.33 Timer A Input (Counter Increment/decrement Input in Event Counter Mode) Standard Symbol tc(UP) tw(UPH) tw(UPL) tsu(UP-TIN) th(TIN-UP) TAiOUT Input Cycle Time TAiOUT Input High ("H") Width TAiOUT Input Low ("L") Width TAiOUT Input Setup Time TAiOUT Input Hold Time Parameter Min. 2000 1000 1000 400 400 Max. ns ns ns ns ns Unit Rev. 1.21 Jul. 08, 2005 Page 64 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=3.3V Timing Requirements (VCC1=VCC2= 3.0 to 3.6V, VSS = 0V at Topr = -20 to 85oC unless otherwise specified) Table 5.34 Timer B Input (Count Source Input in Event Counter Mode) Symbol tc(TB) tw(TBH) tw(TBL) tc(TB) tw(TBH) tw(TBL) Parameter TBiIN Input Cycle Time (counted on one edge) TBiIN Input High ("H") Width (counted on one edge) TBiIN Input Low ("L") Width (counted on one edge) TBiIN Input Cycle Time (counted on both edges) TBiIN Input High ("H") Width (counted on both edges) TBiIN Input Low ("L") Width (counted on both edges) Standard Min. 100 40 40 200 80 80 Max. Unit ns ns ns ns ns ns Table 5.35 Timer B Input (Pulse Period Measurement Mode) Symbol tc(TB) tw(TBH) tw(TBL) TBiIN Input Cycle Time TBiIN Input High ("H") Wdth TBiIN Input Low ("L") Width Parameter Standard Min. 400 200 200 Max. Unit ns ns ns Table 5.36 Timer B Input (Pulse Width Measurement Mode) Standard Symbol tc(TB) tw(TBH) tw(TBL) TBiIN Input Cycle Time TBiIN Input High ("H") Width TBiIN Input Low ("L") Width Parameter Min. 400 200 200 Max. ns ns ns Unit Table 5.37 A/D Trigger Input Symbol tc(AD) tw(ADL) Parameter ADTRG Input Cycle Time (required for trigger) ADTRG Input Low ("L") Width Standard Min. 1000 125 Max. Unit ns ns Table 5.38 Serial I/O Symbol tc(CK) tw(CKH) tw(CKL) td(C-Q) th(C-Q) tsu(D-C) th(C-Q) CLKi Input Cycle Time CLKi Input High ("H") Width CLKi Input Low ("L") Width TxDi Output Delay Time TxDi Hold Time RxDi Input Setup Time RxDi Input Hold Time _______ Parameter Standard Min. 200 100 100 80 0 30 90 Max. Unit ns ns ns ns ns ns ns Table 5.39 External Interrupt INTi Input Symbol tw(INH) tw(INL) INTi Input High ("H") Width INTi Input Low ("L") Width Parameter Standard Min. 250 250 Max. Unit ns ns Rev. 1.21 Jul. 08, 2005 Page 65 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=3.3V Switching Characteristics (VCC1=VCC2=3.0 to 3.6V, VSS = 0V at Topr = -20 to 85oC unless otherwise specified) Table 5.40 Memory Expansion Mode and Microprocessor Mode (when accessing external memory space) Symbol td(BCLK-AD) th(BCLK-AD) th(RD-AD) th(WR-AD) td(BCLK-CS) th(BCLK-CS) th(RD-CS) th(WR-CS) td(BCLK-RD) th(BCLK-RD) td(BCLK-WR) th(BCLK-WR) td(DB-WR) th(WR-DB) tw(WR) Parameter Address Output Delay Time Address Output Hold Time (BCLK standard) Address Output Hold Time (RD standard)(3) Address Output Hold Time (WR standard)(3) Chip-Select Signal Output Delay Time Chip-Select Signal Output Hold Time (BCLK standard) Chip-Select Signal Output Hold Time (RD RD Signal Output Delay Time RD Signal Output Hold Time WR Signal Output Delay Time WR Signal Output Hold Time Data Output Delay Time (WR standard) Data Output Hold Time (WR standard)(3) WR Output Width 0 (Note 2) (Note 1) (Note 2) -3 18 standard)(3) 0 0 0 (Note 1) 18 Measurement Condition Standard Min. Max. 18 ns ns ns ns ns ns ns ns 18 ns ns ns ns ns ns ns Unit See Figure 5.2 0 (Note 1) Chip-Select Signal Output Hold Time (WR standard)(3) NOTES: 1. Values can be obtained from the following equations, according to BCLK frequency. th(WR - DB) = th(WR - AD) = th(WR - CS) = 10 9 f(BCLK) X 2 10 9 f(BCLK) X 2 10 9 f(BCLK) X 2 - 20 - 10 - 10 [ns] [ns] [ns] 2. Values can be obtained from the following equations, according to BCLK frequency and external bus cycles. tw(WR) = 10 x n f(BCLK) X 2 10 x m f(BCLK) 9 9 - 15 [ns] (if external bus cycle is a + b, n=(b x 2)-1) td(DB - WR) = - 20 [ns] (if external bus cycle is a + b, m=b) 3. tc ns is added when recovery cycle is inserted. Rev. 1.21 Jul. 08, 2005 Page 66 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) VCC1=VCC2=3.3V Switching Characteristics (VCC1 = VCC2 = 3.0 to 3.6V, VSS = 0V at Topr = -20 to 85oC unless otherwise specified) Table 5.41 Memory Expansion Mode and Microprocessor Mode (when accessing an external memory space with the multiplexed bus) Symbol td(BCLK-AD) th(BCLK-AD) th(RD-AD) th(WR-AD) td(BCLK-CS) th(BCLK-CS) th(RD-CS) th(WR-CS) td(BCLK-RD) th(BCLK-RD) td(BCLK-WR) th(BCLK-WR) td(DB-WR) th(WR-DB) td(BCLK-ALE) th(BCLK-ALE) td(AD-ALE) th(ALE-AD) tdz(RD-AD) Parameter Address Output Delay Time Address Output Hold Time (BCLK standard) Address Output Hold Time (RD standard)(5) Address Output Hold Time (WR standard)(5) Chip-Select Signal Output Delay Time Chip-Select Signal Output Hold Time (BCLK standard) Chip-Select Signal Output Hold Time (RD RD Signal Output Delay Time RD Signal Output Hold Time WR Signal Output Delay Time WR Signal Output Hold Time Data Output delay Time (WR standard) Data Output Hold Time (WR standard)(5) ALE Signal Output Delay Time (BCLK standard) ALE Signal Output Hold Time (BCLK standard) ALE Signal Output Delay Time (address standard) ALE Signal Output Hold Time (address standard) Address Output Float Start Time -2 (Note 3) (Note 4) 8 0 (Note 2) (Note 1) 18 standard)(5) Chip-Select Signal Output Hold Time (WR standard)(5) 0 (Note 1) (Note 1) 0 (Note 1) (Note 1) 18 Measurement Condition Standard Min. Max. 18 ns ns ns ns ns ns ns ns 18 -3 18 ns ns ns ns ns ns ns ns ns ns ns Unit See Figure 5.2 NOTES: 1. Values can be obtained by the following equations, according to BLCK frequency. th(RD - AD) = th(WR - AD) = th(RD - CS) = th(WR - CS) = th(WR - DB) = 10 9 f(BCLK) X 2 10 9 f(BCLK) X 2 10 9 f(BCLK) X 2 10 9 f(BCLK) X 2 10 9 f(BCLK) X 2 - 10 - 10 -10 - 10 - 20 [ns] [ns] [ns] [ns] [ns] 2. Values can be obtained by the following equations, according to BLCK frequency and external bus cycles. td(DB - WR) = 10 X m - 25 f(BCLK) X 2 9 [ns] (if external bus cycle is a + b, m=(b+2)-1) 3. Values can be obtained by the following equations, according to BLCK frequency and external bus cycles. td(AD - ALE) = 10 x n f(BCLK) X 2 9 - 20 [ns] (if external bus cycle is a + b, n=a) 4. Values can be obtained by the following equations, according to BLCK frequency and external bus cycles. th(ALE - AD) = 10 x n f(BCLK) X 2 9 - 10 [ns] (if external bus cycle is a + b, n=a) 5. tc ns is added when recovery cycle is inserted. Rev. 1.21 Jul. 08, 2005 Page 67 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) Vcc1=Vcc2=3.3V Memory Expansion Mode and Microprocessor Mode (when accessing an external memory space) [Read Timing] (1 + 1 Bus Cycles) BCLK td(BCLK-CS) 18ns.max(1) th(BCLK-CS) 0ns.min CSi tcyc th(RD-CS) 0ns.min td(BCLK-AD) ADi BHE 18ns.max(1) th(BCLK-AD) 0ns.min td(BCLK-RD) 18ns.max th(RD-AD) 0ns.min RD tac1(RD-DB)(2) tac1(AD-DB)(2) DB Hi-Z th(BCLK-RD) -3ns.min tsu(DB-BCLK) 30ns.min(1) th(RD-DB) 0ns.min NOTES: 1. Values guaranteed only when the microcomputer is used independently. A maximum of 35ns is guaranteed for td(BCLK-AD)+tsu(DB-BCLK). 2. Varies with operation frequency. tac1(RD-DB)=(tcyc/2 x m-35)ns.max (if external bus cycle is a + b, m=(b x 2) + 1) tac1(AD-DB)=(tcyc x n-35)ns.max (if external bus cycle is a + b, n = a + b) [Write Timing] (1 + 1 Bus Cycles) BCLK td(BCLK-CS) 18ns.max th(BCLK-CS) 0ns.min CSi tcyc th(WR-CS)(3) th(BCLK-AD) 0ns.min td(BCLK-AD) ADi BHE 18ns.max td(BCLK-WR) tw(WR)(3) 18ns.max th(WR-AD)(3) th(BCLK-WR) 0ns.min WR,WRL, WRH td(DB-WR)(3) DBi th(WR-DB)(3) NOTES: 3. Varies with operation frequency. td(DB-WR)=(tcyc x m-20)ns.min (if external bus cycle is a + b, m=b) th(WR-DB)=(tcyc/2-20)ns.min th(WR-AD)=(tcyc/2-10)ns.min th(WR-CS)=(tcyc/2-10)ns.min tw(WR)=(tcyc/2 x n-15)ns.min (if external bus cycle is a + b, n=(bx2)-1) Measurement Conditions * VCC1=VCC2=3.0 to 3.6V * Input high and low voltage: VIH=1.5V, VIL=0.5V * Output high and low voltage: VOH=1.5V, VOL=1.5V tcyc= 10 f(BCLK) 9 Figure 5.7 VCC1=VCC2=3.3V Timing Diagram (1) Page 68 of 85 Rev. 1.21 Jul. 08, 2005 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) Memory Expansion Mode and Microprocessor Mode (when accessing external memory space and using the multiplexed bus) Vcc1=Vcc2=3.3V [ Read Timing ] (2 +2 Bus Cycles) BCLK td(BCLK-ALE) 18ns.max th(BCLK-ALE) -2ns.min ALE td(BCLK-CS) 18ns.max tcyc th(BCLK-CS) 0ns.min CSi th(RD-CS)(1) td(AD-ALE)(1) th(ALE-AD) Address (1) tsu(DB-BCLK) 30ns.min tdz(RD-AD) 8ns.max ADi /DBi Data input Address td(BCLK-AD) ADi BHE 18ns.max tac2(RD-DB)(1) (1) th(RD-DB) 0ns.min th(BCLK-AD) 0ns.min tac2(AD-DB) RD td(BCLK-RD) 18ns.max th(BCLK-RD) -3ns.min th(RD-AD) (1) NOTES: 1. Varies with operation frequency: td(AD-ALE)=(tcyc/2 x n-20)ns.min (if external bus cycle is a + b, n=a) th(ALE-AD)=(tcyc/2 x n-10)ns.min (if external bus cycle is a + b, n=a) th(RD-AD)=(tcyc/2-10)ns.min, th(RD-CS)=(tcyc/2-10)ns.min tac2(RD-DB)=(tcyc/2 x m-35)ns.max (if external bus cycle is a + b, m=(b x 2)-1) tac2(AD-DB)=(tcyc/2 x p-35)ns.max (if external bus cycle is a + b, p={(a+b-1) x 2}+1) [ Write Timing ] (2 +2 Bus Cycles) BCLK td(BCLK-ALE) 18ns.max th(BCLK-ALE) -2ns.min ALE td(BCLK-CS) 18ns.max tcyc th(WR-CS) (2) th(BCLK-CS) 0ns.min CSi td(AD-ALE) ADi /DBi (2) th(ALE-AD) Address (2) Data output Address td(BCLK-AD) ADi BHE 18ns.max td(DB-WR) (2) th(WR-DB) (2) th(BCLK-AD) 0ns.min td(BCLK-WR) WR,WRL, WRH NOTES: 2. Varies with operation frequency: td(AD-ALE)=(tcyc/2 x n - 20)ns.min (if external bus cycle is a + b, n=a) th(ALE-AD)=(tcyc/2 x n -10)ns.min (if external bus cycle is a + b, n=a) th(WR-AD)=(tcyc/2-10)ns.min, th(WR-CS)=(tcyc/2-10)ns.min, th(WR-DB)=(tcyc/2-20)ns.min td(DB-WR)=(tcyc/2 x m-25)ns.min (if external bus cycle is a + b, m=(b x 2)-1) 18ns.max th(BCLK-WR) 0ns.min th(WR-AD) (2) Measurement Conditions: * VCC1=VCC2=3.0 to 3.6V * Input high and low voltage: VIH=1.5V, VIL=0.5V * Output high and low voltage: VOH=1.5V, VOL=1.5V 9 tcyc= 10 f(BCLK) Figure 5.8 VCC1=VCC2=3.3V Timing Diagram (2) Rev. 1.21 Jul. 08, 2005 Page 69 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) Vcc1=Vcc2=3.3V tc(TA) tw(TAH) TAiIN Input tw(TAL) tc(UP) tw(UPH) TAiOUT Input tw(UPL) TAiOUT Input (Counter increment/ decrement input) In event counter mode TAiIN Input (When counting on falling edge) th(TIN-UP) tsu(UP-TIN) TAiIN Input (When counting on rising edge) tc(TB) tw(TBH) TBiIN Input tw(TBL) tc(AD) tw(ADL) ADTRG Input tc(CK) tw(CKH) CLKi tw(CKL) TxDi td(C-Q) RxDi tw(INL) INTi Input tw(INH) tsu(D-C) th(C-D) th(C-Q) NMI input 2 CPU clock cycles + 300ns or more ("L" width) 2 CPU clock cycles + 300ns or more Figure 5.9 VCC1=VCC2=3.3V Timing Diagram (3) Rev. 1.21 Jul. 08, 2005 Page 70 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84) Vcc1=Vcc2=3.3V Memory Expansion Mode and Microprocessor Mode BCLK RD (Separate bus) WR, WRL, WRH (Separate bus) RD (Multiplexed bus) WR, WRL, WRH (Multiplexed bus) RDY input tsu(RDY-BCLK) th(BCLK-RDY) BCLK tsu(HOLD-BCLK) HOLD input th(BCLK-HOLD) HLDA output P0, P1, P2, P3, P4, P50 to P52 td(BCLK-HLDA) td(BCLK-HLDA) Hi-Z Measurement Conditions: * VCC1=VCC2=3.0 to 3.6V * Input high and low voltage: VIH=2.4V, VIL=0.6V * Output high and low voltage: VOH=1.5V, VOL=1.5V Figure 5.10 VCC1=VCC2=3.3V Timing Diagram (4) Rev. 1.21 Jul. 08, 2005 Page 71 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84T) 5.2 Electrical Characteristics (M32C/84T) Table 5.42 Absolute Maximum Ratings Symbol VCC1, VCC2 AVCC VI Supply Voltage Analog Supply Voltage Input Voltage RESET, CNVSS, BYTE, P60-P67, P72-P77, P80-P87, P90-P97, P100-P107, P140-P146, P150-P157(1), VREF, XIN P00-P07, P10-P17, P20-P27, P30-P37, P40P47, P50-P57, P110-P114, P120-P127, P130P137(1) P70, P71 VO Output Voltage P60-P67, P72-P77, P80-P84, P86, P87, P90P97, P100-P107, P140-P146, P150-P157(1), XOUT P00-P07, P10-P17, P20-P27, P30-P37, P40P47, P50-P57, P110-P114, P120-P127, P130P137(1) P70, P71 Pd Topr Tstg Power Dissipation Operating Ambient Temperature during CPU operation during flash memory program and erase operation Topr=25 C T version -0.3 to 6.0 500 -40 to 85 0 to 60 -65 to 150 C C mW -0.3 to VCC2+0.3 -0.3 to VCC2+0.3 -0.3 to 6.0 -0.3 to VCC1+0.3 V Parameter Condition VCC1=VCC2=AVCC VCC1=VCC2=AVCC Value -0.3 to 6.0 -0.3 to 6.0 -0.3 to VCC1+0.3 Unit V V V Storage Temperature NOTES: 1. P11 to P15 are provided in the 144-pin package only. Rev. 1.21 Jul. 08, 2005 Page 72 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84T) Table 5.43 Recommended Operating Conditions (VCC1=VCC2=4.2 to 5.5V, VSS=0V at Topr = -40 to 85oC (T version) unless otherwise specified) Symbol VCC1, VCC2 AVCC VSS AVSS VIH Supply Voltage (VCC1 VCC2) Analog Supply Voltage Supply Voltage Analog Supply Voltage Input High ("H") Voltage P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120P127, P130-P137(4) P60-P67, P72-P77, P80-P87(3), P90-P97, P100-P107, P140P146, P150-P157(4), XIN, RESET, CNVSS, BYTE P70, P71 P00-P07, P10-P17 VIL Input Low ("L") Voltage P20-P27, P30-P37, P40-P47, P50-P57, P110-P114, P120P127, P130-P137(4) P60-P67, P70-P77, P80-P87(3), P90-P97, P100-P107, P140P146, P150-P157(4), XIN, RESET, CNVSS, BYTE P00-P07, P10-P17 IOH(peak) P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110P114, P120-P127, P130-P137, P140-P146, P150-P157(4) Average Output P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60High ("H") P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110Current(1) P114, P120-P127, P130-P137, P140-P146, P150-P157(4) Peak Output Low P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60("L") Current(2) P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110P114, P120-P127, P130-P137, P140-P146, P150-P157(4) Average Output P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60Low ("L") P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110Current(1) P114, P120-P127, P130-P137, P140-P146, P150-P157(4) Peak Output High ("H") Current(2) 0 0.2VCC2 -10.0 mA 0.8VCC2 0.8VCC1 0.8VCC1 0.8VCC2 0 0 Parameter Standard Min. 4.2 Typ. 5.0 VCC1 0 0 VCC2 VCC1 6.0 VCC2 0.2VCC2 0.2VCC1 V Max. 5.5 Unit V V V V V IOH(avg) -5.0 mA IOL(peak) 10.0 mA IOL(avg) 5.0 mA NOTES: 1. Typical values when average output current is 100ms. 2. Total IOL(peak) for P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be 80mA or less. Total IOL(peak) for P3, P4, P5, P6, P7, P80 to P84, P12 and P13 must be 80mA or less. Total IOH(peak) for P0, P1, P2, and P11 must be -40mA or less. Total IOH(peak) for P86, P87, P9, P10, P14 and P15 must be -40mA or less. Total IOH(peak) for P3, P4, P5, P12 and P13 must be -40mA or less. Total IOH(peak) for P6, P7, and P80 to P84 must be -40mA or less. 3. VIH and VIL reference for P87 applies when P87 is used as a programmable input port. It does not apply when P87 is used as XCIN. 4. P11 to P15 are provided in the 144-pin package only. Rev. 1.21 Jul. 08, 2005 Page 73 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84T) Table 5.43 Recommended Operating Conditions (Continued) (VCC1=VCC2=4.2 to 5.5V, VSS=0V at Topr = -40 to 85oC (T version) unless otherwise specified) Symbol f(BCLK) f(XIN) f(XCIN) f(Ring) f(PLL) tSU(PLL) CPU Input Frequency Main Clock Input Frequency Sub Clock Frequency On-chip Oscillator Frequency (VCC1=VCC2=5.0V, Topr=25 C) PLL Clock Frequency Wait Time to Stabilize PLL Frequency Synthesizer VCC1=4.2 to 5.5V VCC1=5.0V 0.5 10 Parameter VCC1=4.2 to 5.5V VCC1=4.2 to 5.5V Standard Min. 0 0 32.768 1 Typ. Max. 32 32 50 2 32 5 Unit MHz MHz kHz MHz MHz ms Rev. 1.21 Jul. 08, 2005 Page 74 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84T) VCC1=VCC2=5V Table 5.44 Electrical Characteristics (VCC1=VCC2=4.2 to 5.5V, VSS=0V at Topr = -40 to 85oC (T version), f(BCLK)=32MHz unless otherwise specified) Symbol VOH Output High ("H") Voltage Parameter Condition Standard Min. VCC2-2.0 VCC1-2.0 VCC2-0.3 VCC1-0.3 3.0 2.5 1.6 2.0 V Typ. Max. VCC2 VCC1 VCC2 VCC1 V V V Unit V P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, IOH=-5mA P50-P57, P110-P114, P120-P127, P130-P137 P60-P67, P72-P77, P80-P84, P86, P87, P90IOH=-5mA P97, P100-P107, P140-P146, P150-P157(1) P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, IOH=-200A P50-P57, P110-P114, P120-P127, P130-P137 P60-P67, P72-P77, P80-P84, P86, P87, P90IOH=-200A (1) P97, P100-P107,P140-P146, P150-P157 XOUT IOH=-1mA XCOUT High Power Low Power No load applied No load applied VOL Output Low ("L") Voltage P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, IOL=5mA P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120P127, P130-P137, P140-P146, P150-P157(1) P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, IOL=200A P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120P127, P130-P137, P140-P146, P150-P157(1) XOUT IOL=1mA XCOUT High Power Low Power No load applied No load applied 0.2 0 0 0.45 V 2.0 V V VT+-VT- Hysteresis IIH Input High ("H") Current HOLD, RDY, TA0IN-TA4IN, TB0IN-TB5IN, INT0-INT5, ADTRG, CTS0-CTS4, CLK0-CLK4, TA0OUT-TA4OUT, NMI, KI0-KI3, RxD0-RxD4, SCL0-SCL4, SDA0-SDA4 RESET P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, VI=5V P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130P137, P140-P146, P150-P157(1), XIN, RESET, CNVSS, BYTE P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, VI=0V P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130P137, P140-P146, P150-P157(1), XIN, RESET, CNVSS, BYTE P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, VI=0V Flash Memory P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120P127, P130-P137, P140-P146, P150-P157(1) 1.0 V 0.2 1.8 5.0 V A IIL Input Low ("L") Current -5.0 A RPULLUP Pull-up Resistance 30 50 167 k Feedback Resistance XIN RfXIN Feedback Resistance XCIN RfXCIN RAM Standby Voltage In stop mode VRAM NOTES: 1. P11 to P15 are provided in the 144-pin package only. 1.5 10 2.0 M M V Rev. 1.21 Jul. 08, 2005 Page 75 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84T) VCC1=VCC2=5V Table 5.44 Electrical Characteristics (Continued) (VCC1=VCC2=4.2 to 5.5V, VSS=0V at Topr = -40 to 85oC (T version), f(BCLK)=32MHz unless otherwise specified) Symbol ICC Parameter Measurement Condition f(BCLK)=32 MHz, Square wave, No division f(BCLK)=32 kHz, In low-power consumption mode, Program running on ROM f(BCLK)=32 kHz, In low-power consumption mode, Program running on RAM(1) f(BCLK)=32 kHz, In wait mode, Topr=25 C While clock stops, Topr=25 C While clock stops, Topr=85 C Standard Min. Typ. 28 430 Unit Max. 50 mA A Power Supply Current In single-chip mode, output pins are left open and other pins are connected to VSS. 25 A 10 0.8 5 50 A A A NOTES: 1. Value is obtained when setting the FMSTP bit in the FMR0 register to "1" (flash memory stopped). Rev. 1.21 Jul. 08, 2005 Page 76 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84T) VCC1=VCC2=5V Table 5.45 A/D Conversion Characteristics (VCC1=VCC2=4.2 to 5.5V, VSS=0V at Topr= -40 to 85oC (T version), f(BCLK)=32MHz unless otherwise specified) Symbol Resolution Parameter VREF=VCC1 AN0 to AN7, AN00 to AN07, AN20 to AN27, AN150 to AN157, ANEX0, ANEX1 External op-amp connection mode DNL RLADDER tCONV tCONV tSAMP VREF VIA Differential Nonlinearity Error Offset Error Gain Error Resistor Ladder 10-bit Conversion 8-bit Conversion Sampling Time(1) Reference Voltage Analog Input Voltage Time(1, 2) Time(1, 2) VREF=VCC1 8 2.06 1.75 0.188 2 0 VCC1 VREF Measurement Condition Standard Min. Typ. Max. 10 Bits LSB 3 LSB 7 1 3 3 40 LSB LSB LSB LSB LSB k s s s V V Unit INL Integral Nonlinearity Error VREF=VCC1=VCC2=5V NOTES: 1. Divide f(XIN), if exceeding 16 MHz, to keep AD frequency at 16 MHz or less. 2. With using the sample and hold function. Table 5.46 D/A Conversion Characteristics (VCC1=VCC2=4.2 to 5.5V, VSS=0V at Topr= -40 to 85oC (T version), f(BCLK)=32MHz unless otherwise specified) Symbol t SU RO IVREF Resolution Absolute Accuracy Setup Time Output Resistance Reference Power Supply Input Current (Note 1) 4 10 Parameter Measurement Condition Min. Standard Typ. Max. 8 1.0 3 20 1.5 Bits % s k mA Unit NOTES: 1. Measurement when using one D/A converter. The DAi register (i=0, 1) of the D/A converter, not being used, is set to "0016". The resistor ladder in the A/D converter is excluded. IVREF flows even if the VCUT bit in the AD0CON1 register is set to "0" (no VREF connection). Rev. 1.21 Jul. 08, 2005 Page 77 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84T) VCC1=VCC2=5V Table 5.47 Flash Memory Version Electrical Characteristics (VCC1=4.5 to 5.5V, 3.3 to 3.6V at Topr= 0 to 60oC unless otherwise specified) Symbol Parameter Program and Erase Endurance(2) Word Program Time (VCC1=5.0V, Topr=25 C) Lock Bit Program Time Block Erase Time (VCC1=5.0V, Topr=25 C) 4-Kbyte Block 8-Kbyte Block 32-Kbyte Block 64-Kbyte Block Standard Min. 100 Typ. 25 25 0.3 0.3 0.5 0.8 Max. 200 200 4 4 4 4 4xn 15 Unit cycles s s s s s s s s tPS 10 years NOTES: 1. n denotes the number of block to be erased. 2. Number of program-erase cycles per block. If Program and Erase Endurance is n cycle (n=100), each block can be erased and programmed n cycles. For example, if a 4-Kbyte block A is erased after programming a word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data can not be programmed to the same address more than once without erasing the block. (rewrite prohibited). All-Unlocked-Block Erase Time(1) Wait Time to Stabilize Flash Memory Circuit Data Hold Time (Topr=-40 to 85 C) Table 5.48 Power Supply Timing Symbol td(P-R) Parameter Wait Time to Stabilize Internal Supply Voltage when Power-on Measurement Condition Min. VCC1=3.0 to 5.5V Standard Typ. Max. 2 ms Unit Recommanded Operating Voltage td(P-R) Wait Time to Stabilize Internal Supply Voltage when Power-on VCC1 td(P-R) CPU Clock Figure 5.11 Power Supply Timing Diagram Rev. 1.21 Jul. 08, 2005 Page 78 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84T) VCC1=VCC2=5V Timing Requirements (VCC1=VCC2=4.2 to 5.5V, VSS=0V at Topr= -40 to 85oC (T version) unless otherwise specified) Table 5.49 External Clock Input Symbol tc tw(H) tw(L) tr tf Parameter External Clock Input Cycle Time External Clock Input High ("H") Width External Clock Input Low ("L") Width External Clock Rise Time External Clock Fall Time Standard Min. 31.25 13.75 13.75 5 5 Max. Unit ns ns ns ns ns Rev. 1.21 Jul. 08, 2005 Page 79 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84T) VCC1=VCC2=5V Timing Requirements (VCC1=VCC2=4.2 to 5.5V, VSS=0V at Topr= -40 to 85oC (T version) unless otherwise specified) Table 5.50 Timer A Input (Count Source Input in Event Counter Mode) Symbol tc(TA) tw(TAH) tw(TAL) TAiIN Input Cycle Time TAiIN Input High ("H") Width TAiIN Input Low ("L") Width Parameter Standard Min. 100 40 40 Max. ns ns ns Unit Table 5.51 Timer A Input (Gate Input in Timer Mode) Standard Symbol tc(TA) tw(TAH) tw(TAL) TAiIN Input Cycle Time TAiIN Input High ("H") Width TAiIN Input Low ("L") Width Parameter Min. 400 200 200 Max. Unit ns ns ns Table 5.52 Timer A Input (External Trigger Input in One-Shot Timer Mode) Standard Symbol tc(TA) tw(TAH) tw(TAL) TAiIN Input Cycle Time TAiIN Input High ("H") Width TAiIN Input Low ("L") Width Parameter Min. 200 100 100 Max. ns ns ns Unit Table 5.53 Timer A Input (External Trigger Input in Pulse Width Modulation Mode) Standard Symbol tw(TAH) tw(TAL) TAiIN Input High ("H") Width TAiIN Input Low ("L") Width Parameter Min. 100 100 Max. ns ns Unit Table 5.54 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode) Standard Symbol tc(UP) tw(UPH) tw(UPL) tsu(UP-TIN) th(TIN-UP) TAiOUT Input Cycle Time TAiOUT Input High ("H") Width TAiOUT Input Low ("L") Width TAiOUT Input Setup Time TAiOUT Input Hold Time Parameter Min. 2000 1000 1000 400 400 Max. ns ns ns ns ns Unit Rev. 1.21 Jul. 08, 2005 Page 80 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84T) VCC1=VCC2=5V Timing Requirements (VCC1=VCC2=4.2 to 5.5V, VSS=0V at Topr= -40 to 85oC (T version) unless otherwise specified) Table 5.55 Timer B Input (Count Source Input in Event Counter Mode) Symbol tc(TB) tw(TBH) tw(TBL) tc(TB) tw(TBH) tw(TBL) Parameter TBiIN Input Cycle Time (counted on one edge) TBiIN Input High ("H") Width (counted on one edge) TBiIN Input Low ("L") Width (counted on one edge) TBiIN Input Cycle Time (counted on both edges) TBiIN Input High ("H") Width (counted on both edges) TBiIN Input Low ("L") Width (counted on both edges) Standard Min. 100 40 40 200 80 80 Max. Unit ns ns ns ns ns ns Table 5.56 Timer B Input (Pulse Period Measurement Mode) Symbol tc(TB) tw(TBH) tw(TBL) TBiIN Input Cycle Time TBiIN Input High ("H") Width TBiIN Input Low ("L") Width Parameter Standard Min. 400 200 200 Max. Unit ns ns ns Table 5.57 Timer B Input (Pulse Width Measurement Mode) Standard Symbol tc(TB) tw(TBH) tw(TBL) TBiIN Input Cycle Time TBiIN Input High ("H") Width TBiIN Input Low ("L") Width Parameter Min. 400 200 200 Max. ns ns ns Unit Table 5.58 A/D Trigger Input Symbol tc(AD) tw(ADL) Parameter ADTRG Input Cycle Time (required for trigger) ADTRG Input Low ("L") Pulse Width Standard Min. 1000 125 Max Unit ns ns Table 5.59 Serial I/O Symbol tc(CK) tw(CKH) tw(CKL) td(C-Q) th(C-Q) tsu(D-C) th(C-Q) CLKi Input Cycle Time CLKi Input High ("H") Width CLKi Input Low ("L") Width TxDi Output Delay Time TxDi Hold Time RxDi Input Setup Time RxDi Input Hold Time _______ Parameter Standard Min. 200 100 100 80 0 30 90 Max. Unit ns ns ns ns ns ns ns Table 5.60 External Interrupt INTi Input Symbol tw(INH) tw(INL) INTi Input High ("H") Width INTi Input Low ("L") Width Parameter Standard Min. 250 250 Max. Unit ns ns Rev. 1.21 Jul. 08, 2005 Page 81 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84T) VCC1=VCC2=5V P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 NOTES: 1. P11 to P15 are provided in the 144-pin package only. Note 1 30pF Figure 5.12 P0 to P15 Measurement Circuit Rev. 1.21 Jul. 08, 2005 Page 82 of 85 M32C/84 Group (M32C/84, M32C/84T) 5. Electrical Characteristics (M32C/84T) tc(TA) tw(TAH) TAiIN Input tw(TAL) tc(UP) tw(UPH) TAiOUT Input tw(UPL) TAiOUT Input (Counter increment/ decrement input) In event counter mode TAiIN Input (When counting on the falling edge) Vcc1=Vcc2=5V th(TIN-UP) tsu(UP-TIN) TAiIN Input (When counting on the rising edge) tc(TB) tw(TBH) TBiIN Input tw(TBL) tc(AD) tw(ADL) ADTRG Input tc(CK) tw(CKH) CLKi tw(CKL) TxDi td(C-Q) RxDi tw(INL) INTi Input tw(INH) tsu(D-C) th(C-D) th(C-Q) NMI input 2 CPU clock cycles + 300ns or more ("L" width) 2 CPU clock cycles + 300ns or more Figure 5.13 VCC1=VCC2=5V Timing Diagram Rev. 1.21 Jul. 08, 2005 Page 83 of 85 M32C/84 Group (M32C/84, M32C/84T) Package Dimensions Package Dimensions PLQP0144KA-A (144P6Q-A) JEITA Package Code P-LQFP144-20x20-0.50 HD b2 Plastic 144pin 2020mm body LQFP e RENESAS Code PLQP0144KA-A Previous Code 144P6Q-A Mass[Typ.] 1.2g MD D 144 109 1 108 l2 Recommended Mount Pad Symbol A A1 A2 b c D E e HD HE L L1 Lp A3 36 73 37 72 A F L1 e A2 A3 x y b2 I2 MD ME y b x M L Detail F Lp Dimension in Millimeters Min Nom Max - - 1.7 0.125 0.2 0.05 1.4 - - 0.17 0.22 0.27 0.105 0.125 0.175 19.9 20.0 20.1 19.9 20.0 20.1 0.5 - - 21.8 22.0 22.2 21.8 22.0 22.2 0.35 0.5 0.65 1.0 - - 0.45 0.6 0.75 - 0.25 - - - 0.08 0.1 - - 0 8 - 0.225 - - 0.95 - - 20.4 - - - - 20.4 HE E A1 PRQP0100JB-A (100P6S-A) JEITA Package Code P-QFP100-14x20-0.65 HD D RENESAS Code PRQP0100JB-A Previous Code 100P6S-A Mass[Typ.] 1.6g c Plastic 100pin 1420mm body QFP MD e 1 80 b2 100 81 I2 Recommended Mount Pad Symbol Dimension in Millimeters Min Nom Max - - 3.05 0.1 0.2 0 2.8 - - 0.25 0.3 0.4 0.13 0.15 0.2 13.8 14.0 14.2 19.8 20.0 20.2 0.65 - - 16.5 16.8 17.1 22.5 22.8 23.1 0.4 0.6 0.8 1.4 - - - - 0.13 0.1 - - 0 10 - 0.35 - - 1.3 - - 14.6 - - - - 20.6 HE E 30 51 31 50 A L1 A A1 A2 b c D E e HD HE L L1 x y b2 I2 MD ME A2 F b A1 e y x M Detail F Rev. 1.21 Jul. 08, 2005 Page 84 of 85 c L ME ME M32C/84 Group (M32C/84, M32C/84T) Package Dimensions PLQP0100KB-A (100P6Q-A) JEITA Package Code P-LQFP100-14x14-0.50 RENESAS Code PLQP0100KB-A Previous Code 100P6Q-A Mass[Typ.] 0.6g Plastic 100pin 1414mm body LQFP MD e D 100 76 1 75 b2 HD l2 Recommended Mount Pad Symbol A A1 A2 b c D E e HD HE L L1 Lp A3 25 51 26 50 A e F L1 x y b2 I2 MD ME M Detail F Lp Rev. 1.21 Jul. 08, 2005 Page 85 of 85 c b x y L Dimension in Millimeters Min Nom Max - - 1.7 0.1 0.2 0 1.4 - - 0.13 0.18 0.28 0.105 0.125 0.175 13.9 14.0 14.1 13.9 14.0 14.1 - 0.5 - 15.8 16.0 16.2 15.8 16.0 16.2 0.3 0.5 0.7 1.0 - - 0.6 0.75 0.45 0.25 - - - - 0.08 0.1 - - 0 10 - 0.225 - - 0.9 - - 14.4 - - - - 14.4 HE E A2 A1 A3 ME REVISION HISTORY Rev. Date Page - 2, 3 5 6 23 24 M32C/84 Group (M32C/84, M32C/84T) Datasheet Description Summary 0.40 Sep. 30, 2003 0.50 Feb. 05, 2004 44 0.51 Feb. 09, 2004 50 57 68 68 69 0.52 Mar.12, 2004 2, 3 48 50 61 New Document Overview * Table 1.1 and Table 1.2 M32C/84 Group Performance Values for Shortest Instruction Execution Time and Power Consumption" modified * Figure 1.2 ROM/RAM Capacity Products added * Table 1.3 M32C/84 Group Products added * Figure 1.3 Product Numbering System 128-Kbytes added to ROM capacity Memory * Figure 3.1 Memory Map Diagram modified; products added SFR * "Values after RESET" for the PM1, PM2, D4INT, G0IRF, G1IRF, IDB0 to IDB1, TA0MR to TA4MR, TCSPR, DM0SL to DM3SL registers revised * The IPSA register added to address 017916 * NOTES added to the PM0 and TCSPR register Electrical Characteristics * Newly added Electrical Characteristics * Table 5.6 Flash Memory Version Electrical Characteristics Note 4 revised * Figure 5.2 VCC1=VCC2=5V Timing Diagram (1) Notes 1 and 2 revised * Figure 5.3 VCC1=VCC2=5V Timing Diagram (2) Notes 1, 2, and 3 revised * Figure 5.6 VCC1=VCC2=3.3V Timing Diagram (1) Notes 1, 2, and 3 revised * Figure 5.7 VCC1=VCC2=3.3V Timing Diagram (2) Notes 1 and 2 revised Overview *Table 1.1 and 1.2 M32C/84 Group Performance Values for Power Consumption modified Electrical Characteristics * Table 5.3 Electrical Characteristics Maximum values for Power Supply Current modified * Table 5.6 Flash Memory Version Electrical Characteristics Note 1. 100-cycle Products (D3, D5, U3, U5) deleted; Note 4 modified * Table 5.7 Flash Memory Version Program and Erase Voltage and Read Operation Voltage Characteristics (at Topr=0 to 60C) deleted * Table 5.22 Electrical Characteristics Maximum values for Power Supply Consumption modified and standard values when "Topr=85C while clock is stopped" deleted A-1 REVISION HISTORY Rev. Date Page 1.00 Jun.01, 2004 M32C/84 Group (M32C/84, M32C/84T) Datasheet Description Summary M32C/84T (High-reliability version) added All Pages Words standardized: On-chip oscillator, A/D converter and D/A converter Overview 1 * 1.1 Applications Automobiles added 2, 3 * Table 1.1 and Table 1.2 M32C/84 Group (M32C/84, M32C/84T) Performance M32C/84T added; note 3 added 4 * Figure 1.1 M32C/84 Group (M32C/84, M32C/84T) Block Diagram Note 3 added 5 * 1.4 Product Information Description modified * Figure 1.2 ROM/RAM Capacity figure modified 6 * Table 1.3 M32C/84 Group M32C/84T added 6 * Figure 1.3 Product Numbering System M32C/84T added 7 * Figure 1.4 Pin Assignment for 144-Pin Package Note 3 added 12 * Figure 1.6 Pin Assignment for 100-Pin Pacakage Note 5 added 8 to 10 * Table 1.5 Pin Characteristics for 144-Pin Package Note 1 added 13, 14 * Table 1.6 Pin Characteristics for 100-Pin Package Note 1 added 15 to 18 22 * Table 1.7 Pin Description Notes added Memory * Figure 3.1 Memory Map Tables of internal ROM/internal RAM modified; note 2 modified; notes 4 and 5 added SFR * Note 2 added * PWCR0 and PWCR1 registers deleted * "Values after RESET" of the masked ROM version added to the FMR0 register * Note 1 added Electrical Characteristics * Table 5.2 Recommended Operating Conditions f(ripple), Vp-p(ripple), VCC, SVCC and note 1 deleted * Table 5.3 Electrical Characteristics RPULLUP value for the masked ROM version added * Table 5.4 A/D Conversion Characteristics tSMP value modified; note 1 added * Table 5.7 Low Voltage Detect Circuit Electrical Characteristics added * Table 5.8 Power Supply Timing added * Figure 5.1 Power Supply Timing Diagram added * Table 5.23 Memory Expassion Mode and Microprocessor Mode th(BCLK-ALE) value modified * Table 5.24 Electrical Characteristics RPULLUP value for the masked ROM version added * Table 5.25 A/D Conversion Characteristics tCONV value modified 23 24 44 47 48 50 55 61 62 A-2 REVISION HISTORY Rev. Date Page 63 66 67 72 5 6 1.20 Apr.18, 2005 M32C/84 Group (M32C/84, M32C/84T) Datasheet Description Summary 1.10 Jun.28, 2004 2, 3 6 16, 17 22 24 46 49 50 58 61 63 75 78 1.21 Jul.08, 2005 37 45 51 * Table 5.28 Memory Expassion Mode and Microprocessor Mode tsu(DBBCLK), tsu(RDY-BCLK) and tsu(HOLD-BCLK) value modified * Table 5.40 Memory Expassion Mode and Microprocessor Mode equetion of th(WR-DB) modified * Table 5.41 Memory Expassion Mode and Microprocessor Mode th(BCLK-ALE) value modified; equetion of th(WR-DB) modified * 5.2 Electrical Characteristics (M32C/84T) added High-reliability version (U version) deleted Overview * Table 1.3 M32C/84 Group (1) (2) development status modified * Figure 1.2 Product Numbering System figure modified Overview * Table 1.1 and Table 1.2 M32C/84 Group (M32C/84, M32C/84T) Performance Note 4 added * Table 1.3 M32C/84 Group (1) (2) Information updated * Table 1.6 Pin Description Note 2 deleted Memory * Figure 3.1 Memory Map Description added to Note 3 SFR * The PWCR0 and PWCR1 registers newly added to address 004C16 and 004D16 * "Values after RESET" for the G0RB, G1BCR1, G1RB, IDB0, IDB1, DM0SL to DM3SL and PSC registers revised Electrical Characteristics * Table 5.3 Electrical Characteristics ICC standard value revised * Table 5.6 Flash Memory Electrical Characteristics Topr value modified * Table 5.7 Voltage Detection Circuit Electrical Characteristics VCC1 value modified * Figure 5.4 VCC1=VCC2=5V Timing Diagram (2) Diagram modified * Table 5.24 Electrical Characteristics ICC standard value revised * Table 5.28 Memory Expansion Mode and Microprocessor Mode tac1(AD-DB) expression modified * Table 5.44 Electrical Characteristics ICC standard value revised * Table 5.47 Flash Memory Electrical Characteristics Topr value modified Special Function Register (SFR) * The TCSPR register Value after reset modified Electrical Characteristics * Table 5.2 Electrical Characteristics Parameter f(BCLK) and its values added * Table 5.10 Memory Expansion Mode and Microprocessor Mode tac1(RD-DB) expression on Note 1 modified; tac2(RD-DB) expression on Note 1 added A-3 REVISION HISTORY Rev. Date Page 57 58 M32C/84 Group (M32C/84, M32C/84T) Datasheet Description Summary 63 68 69 * Figure 5.3 VCC1=VCC2=5V Timing Diagram (1) tw(ER) expression on Note 3 modified; tcyc expression added * Figure 5.4 VCC1=VCC2=5V Timing Diagram (2) tac2(AD-DB) expression on Note 1 modified; th(ALE-AD) expressions on Notes 1 and 2 modified; tcyc expression added * Table 5.28 Memory Expansion Mode and Microprocessor Mode tac1(RD-DB) expression on Note 1 modified; tac2(RD-DB) expression on Note 1 added * Figure 5.7 VCC1=VCC2=3.3V Timing Diagram (1) tw(ER) expression on Note 3 modified; tcyc expression added * Figure 5.8 VCC1=VCC2=3.3V Timing Diagram (2) tac2(RD-DB) expression on Note 1 modified; th(ALE-AD) expressions on Notes 1 and 2 modified; th(WR-CS) expression on Note 2 modified; tcyc expression added * Table 5.43 Electrical Characteristics Parameter f(BCLK) and its values added * Table 5.47 Flash Memory Version Electrical Characteristics Mesurement condition changed 74 78 A-4 |
Price & Availability of M30840SGP
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |